coreboot-gerrit September 2017

coreboot-gerrit@coreboot.org

1 participants
1960 discussions

Change in coreboot[master]: mainboard/google/fizz: Enable Devslp for SATA port 1
by Kane Chen (Code Review) 29 Sep '17

29 Sep '17

Kane Chen has posted comments on this change. ( https://review.coreboot.org/21765 ) Change subject: mainboard/google/fizz: Enable Devslp for SATA port 1 ...................................................................... Patch Set 1: (1 comment) https://review.coreboot.org/#/c/21765/1/src/mainboard/google/fizz/gpio.h File src/mainboard/google/fizz/gpio.h: https://review.coreboot.org/#/c/21765/1/src/mainboard/google/fizz/gpio.h@170 PS1, Line 170: * SATA_DEVSLP0 */ PAD_CFG_GPI(GPP is this pin floating ? If so, it's better to set NC pin. thank you -- To view, visit https://review.coreboot.org/21765 To unsubscribe, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-MessageType: comment Gerrit-Change-Id: I33b8f5fd0c51d83e154ef7daac3274ff377bc8b3 Gerrit-Change-Number: 21765 Gerrit-PatchSet: 1 Gerrit-Owner: Gaggery Tsai <gaggery.tsai(a)intel.com> Gerrit-Reviewer: Kane Chen <kane.chen(a)intel.com> Gerrit-Reviewer: Naresh Solanki <naresh.solanki(a)intel.com> Gerrit-Reviewer: Shelley Chen <shchen(a)google.com> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-Comment-Date: Fri, 29 Sep 2017 08:50:57 +0000 Gerrit-HasComments: Yes

1 0

Change in coreboot[master]: arch/x86: Enable CQOS on Geminilake
by build bot (Jenkins) (Code Review) 29 Sep '17

29 Sep '17

build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/21701 ) Change subject: arch/x86: Enable CQOS on Geminilake ...................................................................... Patch Set 5: Build Successful https://qa.coreboot.org/job/coreboot-gerrit/61343/ : SUCCESS -- To view, visit https://review.coreboot.org/21701 To unsubscribe, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-MessageType: comment Gerrit-Change-Id: Ic736dba1a46629ff5bf3183082799c0c1468e6d9 Gerrit-Change-Number: 21701 Gerrit-PatchSet: 5 Gerrit-Owner: Naresh Solanki <naresh.solanki(a)intel.com> Gerrit-Reviewer: Aamir Bohra <aamir.bohra(a)intel.com> Gerrit-Reviewer: Aaron Durbin <adurbin(a)chromium.org> Gerrit-Reviewer: AndreX Andraos <andrex.andraos(a)intel.com> Gerrit-Reviewer: Balaji Manigandan <balaji.manigandan(a)intel.com> Gerrit-Reviewer: Hannah Williams <hannah.williams(a)intel.com> Gerrit-Reviewer: Jonathan Neuschäfer <j.neuschaefer(a)gmx.net> Gerrit-Reviewer: Naresh Solanki <naresh.solanki(a)intel.com> Gerrit-Reviewer: Paul Menzel <paulepanter(a)users.sourceforge.net> Gerrit-Reviewer: Ravishankar Sarawadi <ravishankar.sarawadi(a)intel.com> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-Comment-Date: Fri, 29 Sep 2017 08:26:57 +0000 Gerrit-HasComments: No

1 0

Change in coreboot[master]: soc/intel/skylake: Add support in SKL for PMC common code
by build bot (Jenkins) (Code Review) 29 Sep '17

29 Sep '17

build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/20499 ) Change subject: soc/intel/skylake: Add support in SKL for PMC common code ...................................................................... Patch Set 21: Verified+1 Build Successful https://qa.coreboot.org/job/coreboot-gerrit/61342/ : SUCCESS https://qa.coreboot.org/job/coreboot-checkpatch/16486/ : SUCCESS -- To view, visit https://review.coreboot.org/20499 To unsubscribe, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-MessageType: comment Gerrit-Change-Id: I3742f9c22d990edd918713155ae0bb1853663b6f Gerrit-Change-Number: 20499 Gerrit-PatchSet: 21 Gerrit-Owner: Shaunak Saha <shaunak.saha(a)intel.com> Gerrit-Reviewer: Aaron Durbin <adurbin(a)chromium.org> Gerrit-Reviewer: Andrey Petrov <andrey.petrov(a)gmail.com> Gerrit-Reviewer: Brandon Breitenstein <brandon.breitenstein(a)intel.com> Gerrit-Reviewer: Hannah Williams <hannah.williams(a)intel.com> Gerrit-Reviewer: Lijian Zhao <lijian.zhao(a)intel.com> Gerrit-Reviewer: Paul Menzel <paulepanter(a)users.sourceforge.net> Gerrit-Reviewer: Shaunak Saha <shaunak.saha(a)intel.com> Gerrit-Reviewer: Subrata Banik <subrata.banik(a)intel.com> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-Comment-Date: Fri, 29 Sep 2017 06:34:51 +0000 Gerrit-HasComments: No

1 0

Change in coreboot[master]: mainboard/google/fizz: Enable Devslp for SATA port 1
by build bot (Jenkins) (Code Review) 29 Sep '17

29 Sep '17

build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/21765 ) Change subject: mainboard/google/fizz: Enable Devslp for SATA port 1 ...................................................................... Patch Set 1: Verified+1 Build Successful https://qa.coreboot.org/job/coreboot-gerrit/61341/ : SUCCESS https://qa.coreboot.org/job/coreboot-checkpatch/16485/ : SUCCESS -- To view, visit https://review.coreboot.org/21765 To unsubscribe, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-MessageType: comment Gerrit-Change-Id: I33b8f5fd0c51d83e154ef7daac3274ff377bc8b3 Gerrit-Change-Number: 21765 Gerrit-PatchSet: 1 Gerrit-Owner: Gaggery Tsai <gaggery.tsai(a)intel.com> Gerrit-Reviewer: Kane Chen <kane.chen(a)intel.com> Gerrit-Reviewer: Shelley Chen <shchen(a)google.com> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-Comment-Date: Fri, 29 Sep 2017 06:29:27 +0000 Gerrit-HasComments: No

1 0

Change in coreboot[master]: mainboard/google/fizz: Enable Devslp for SATA port 1
by Gaggery Tsai (Code Review) 29 Sep '17

29 Sep '17

Gaggery Tsai has uploaded this change for review. ( https://review.coreboot.org/21765 Change subject: mainboard/google/fizz: Enable Devslp for SATA port 1 ...................................................................... mainboard/google/fizz: Enable Devslp for SATA port 1 This patch is to enable the support of device sleep for SATA port 1. BUG=b:65808359 BRANCH=None TEST=Ran "suspend_stress_test -c 2500" and passed the test. Change-Id: I33b8f5fd0c51d83e154ef7daac3274ff377bc8b3 Signed-off-by: Gaggery Tsai <gaggery.tsai(a)intel.com> --- M src/mainboard/google/fizz/devicetree.cb M src/mainboard/google/fizz/gpio.h 2 files changed, 2 insertions(+), 2 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/65/21765/1 diff --git a/src/mainboard/google/fizz/devicetree.cb b/src/mainboard/google/fizz/devicetree.cb index ead880e..8f5c49f 100644 --- a/src/mainboard/google/fizz/devicetree.cb +++ b/src/mainboard/google/fizz/devicetree.cb @@ -30,8 +30,8 @@ register "EnableSata" = "1" register "SataSalpSupport" = "1" register "SataMode" = "1" - register "SataPortsEnable[0]" = "1" register "SataPortsEnable[1]" = "1" + register "SataPortsDevSlp[1]" = "1" register "EnableAzalia" = "1" register "DspEnable" = "1" register "IoBufferOwnership" = "3" diff --git a/src/mainboard/google/fizz/gpio.h b/src/mainboard/google/fizz/gpio.h index 13081ec..d9f1bd8 100644 --- a/src/mainboard/google/fizz/gpio.h +++ b/src/mainboard/google/fizz/gpio.h @@ -167,7 +167,7 @@ /* SATAXPCIE2 */ PAD_CFG_NF(GPP_E2, 20K_PU, DEEP, NF1), /* DB_PCIE_SATA#_DET */ /* CPU_GP0 */ PAD_CFG_NC(GPP_E3), -/* SATA_DEVSLP0 */ PAD_CFG_NF(GPP_E4, NONE, DEEP, NF1), /* DEVSLP0_MB */ +/* SATA_DEVSLP0 */ PAD_CFG_GPI(GPP_E4, NONE, DEEP), /* DEVSLP0_MB */ /* SATA_DEVSLP1 */ PAD_CFG_NF(GPP_E5, NONE, DEEP, NF1), /* DEVSLP1_DB */ /* SATA_DEVSLP2 */ PAD_CFG_NC(GPP_E6), /* TP328 */ /* CPU_GP1 */ PAD_CFG_NC(GPP_E7), -- To view, visit https://review.coreboot.org/21765 To unsubscribe, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-MessageType: newchange Gerrit-Change-Id: I33b8f5fd0c51d83e154ef7daac3274ff377bc8b3 Gerrit-Change-Number: 21765 Gerrit-PatchSet: 1 Gerrit-Owner: Gaggery Tsai <gaggery.tsai(a)intel.com>

1 0

Change in coreboot[master]: soc/amd/stoneyridge: Wait for UART to be ready
by build bot (Jenkins) (Code Review) 29 Sep '17

29 Sep '17

build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/21731 ) Change subject: soc/amd/stoneyridge: Wait for UART to be ready ...................................................................... Patch Set 3: Verified+1 Build Successful https://qa.coreboot.org/job/coreboot-gerrit/61340/ : SUCCESS https://qa.coreboot.org/job/coreboot-checkpatch/16484/ : SUCCESS -- To view, visit https://review.coreboot.org/21731 To unsubscribe, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-MessageType: comment Gerrit-Change-Id: I410700df5df255d20b8e5d192c72241dd44cf676 Gerrit-Change-Number: 21731 Gerrit-PatchSet: 3 Gerrit-Owner: Martin Roth <martinroth(a)google.com> Gerrit-Reviewer: Aaron Durbin <adurbin(a)chromium.org> Gerrit-Reviewer: Marc Jones <marc(a)marcjonesconsulting.com> Gerrit-Reviewer: Marshall Dawson <marshalldawson3rd(a)gmail.com> Gerrit-Reviewer: Martin Roth <martinroth(a)google.com> Gerrit-Reviewer: Paul Menzel <paulepanter(a)users.sourceforge.net> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-Comment-Date: Fri, 29 Sep 2017 05:02:12 +0000 Gerrit-HasComments: No

1 0

Change in coreboot[master]: arch/riscv: Return from trap_handler instead of jumping out
by build bot (Jenkins) (Code Review) 29 Sep '17

29 Sep '17

build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/21764 ) Change subject: arch/riscv: Return from trap_handler instead of jumping out ...................................................................... Patch Set 1: Verified+1 Build Successful https://qa.coreboot.org/job/coreboot-gerrit/61338/ : SUCCESS https://qa.coreboot.org/job/coreboot-checkpatch/16483/ : SUCCESS -- To view, visit https://review.coreboot.org/21764 To unsubscribe, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-MessageType: comment Gerrit-Change-Id: I8dbed5dbe377d3a02e58a3bc16a1ee112b28bea9 Gerrit-Change-Number: 21764 Gerrit-PatchSet: 1 Gerrit-Owner: Jonathan Neuschäfer <j.neuschaefer(a)gmx.net> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-Comment-Date: Fri, 29 Sep 2017 05:01:10 +0000 Gerrit-HasComments: No

1 0

Change in coreboot[master]: arch/riscv: Drop mret workaround
by build bot (Jenkins) (Code Review) 29 Sep '17

29 Sep '17

build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/21762 ) Change subject: arch/riscv: Drop mret workaround ...................................................................... Patch Set 1: Verified+1 Build Successful https://qa.coreboot.org/job/coreboot-gerrit/61337/ : SUCCESS https://qa.coreboot.org/job/coreboot-checkpatch/16481/ : SUCCESS -- To view, visit https://review.coreboot.org/21762 To unsubscribe, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-MessageType: comment Gerrit-Change-Id: Ic37a849f65195006fa15d74f651a8aa9a9da5b5c Gerrit-Change-Number: 21762 Gerrit-PatchSet: 1 Gerrit-Owner: Jonathan Neuschäfer <j.neuschaefer(a)gmx.net> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-Comment-Date: Fri, 29 Sep 2017 04:58:48 +0000 Gerrit-HasComments: No

1 0

Change in coreboot[master]: arch/riscv: Unify trap return
by build bot (Jenkins) (Code Review) 29 Sep '17

29 Sep '17

build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/21763 ) Change subject: arch/riscv: Unify trap return ...................................................................... Patch Set 1: Verified+1 Build Successful https://qa.coreboot.org/job/coreboot-gerrit/61339/ : SUCCESS https://qa.coreboot.org/job/coreboot-checkpatch/16482/ : SUCCESS -- To view, visit https://review.coreboot.org/21763 To unsubscribe, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-MessageType: comment Gerrit-Change-Id: I9de0c92b3f925e8f4db00d7281222a07db68b2ae Gerrit-Change-Number: 21763 Gerrit-PatchSet: 1 Gerrit-Owner: Jonathan Neuschäfer <j.neuschaefer(a)gmx.net> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-Comment-Date: Fri, 29 Sep 2017 04:58:33 +0000 Gerrit-HasComments: No

1 0

Change in coreboot[master]: soc/amd/stoneyridge: Wait for UART to be ready
by build bot (Jenkins) (Code Review) 29 Sep '17

29 Sep '17

build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/21731 ) Change subject: soc/amd/stoneyridge: Wait for UART to be ready ...................................................................... Patch Set 2: Verified-1 Build Failed https://qa.coreboot.org/job/coreboot-gerrit/61336/ : ABORTED https://qa.coreboot.org/job/coreboot-checkpatch/16479/ : SUCCESS -- To view, visit https://review.coreboot.org/21731 To unsubscribe, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-MessageType: comment Gerrit-Change-Id: I410700df5df255d20b8e5d192c72241dd44cf676 Gerrit-Change-Number: 21731 Gerrit-PatchSet: 2 Gerrit-Owner: Martin Roth <martinroth(a)google.com> Gerrit-Reviewer: Aaron Durbin <adurbin(a)chromium.org> Gerrit-Reviewer: Marc Jones <marc(a)marcjonesconsulting.com> Gerrit-Reviewer: Marshall Dawson <marshalldawson3rd(a)gmail.com> Gerrit-Reviewer: Martin Roth <martinroth(a)google.com> Gerrit-Reviewer: Paul Menzel <paulepanter(a)users.sourceforge.net> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-Comment-Date: Fri, 29 Sep 2017 04:53:03 +0000 Gerrit-HasComments: No

1 0

← Newer
1
2
3
4
5
6
7
8
9
...
196
Older →

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

coreboot-gerrit September 2017