Ravi kumar has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: sc7280: HACK PATCH: mmu configuration for ddr as bypassing qclib execution ......................................................................
sc7280: HACK PATCH: mmu configuration for ddr as bypassing qclib execution
Change-Id: I213f6063ba8a06740488f44dabf377659bb70579 --- M src/mainboard/google/herobrine/romstage.c M src/soc/qualcomm/sc7280/mmu.c 2 files changed, 3 insertions(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/80/47080/1
diff --git a/src/mainboard/google/herobrine/romstage.c b/src/mainboard/google/herobrine/romstage.c index 8844f18..9927677 100644 --- a/src/mainboard/google/herobrine/romstage.c +++ b/src/mainboard/google/herobrine/romstage.c @@ -6,5 +6,5 @@ void platform_romstage_main(void) { /* QCLib: DDR init & train */ - qclib_load_and_run(); + //qclib_load_and_run(); } diff --git a/src/soc/qualcomm/sc7280/mmu.c b/src/soc/qualcomm/sc7280/mmu.c index 9905c29..f6e85a6 100644 --- a/src/soc/qualcomm/sc7280/mmu.c +++ b/src/soc/qualcomm/sc7280/mmu.c @@ -16,6 +16,8 @@ mmu_config_range((void *)_bsram, REGION_SIZE(bsram), CACHED_RAM); mmu_config_range((void *)_dma_coherent, REGION_SIZE(dma_coherent), UNCACHED_RAM); + mmu_config_range((void *)_ssram, REGION_SIZE(ssram), CACHED_RAM); + mmu_config_range((void *)(2UL * GiB), (2UL * GiB) , CACHED_RAM);
mmu_enable(); }
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: sc7280: HACK PATCH: mmu configuration for ddr as bypassing qclib execution ......................................................................
Patch Set 1:
(1 comment)
https://review.coreboot.org/c/coreboot/+/47080/1/src/soc/qualcomm/sc7280/mmu... File src/soc/qualcomm/sc7280/mmu.c:
https://review.coreboot.org/c/coreboot/+/47080/1/src/soc/qualcomm/sc7280/mmu... PS1, Line 20: mmu_config_range((void *)(2UL * GiB), (2UL * GiB) , CACHED_RAM); space prohibited before that ',' (ctx:WxW)
Hello build bot (Jenkins),
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/47080
to look at the new patch set (#2).
Change subject: HACK sc7280: mmu configuration for ddr as bypassing qclib execution ......................................................................
HACK sc7280: mmu configuration for ddr as bypassing qclib execution
Change-Id: I213f6063ba8a06740488f44dabf377659bb70579 --- M src/mainboard/google/herobrine/romstage.c M src/soc/qualcomm/sc7280/mmu.c 2 files changed, 3 insertions(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/80/47080/2
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: HACK sc7280: mmu configuration for ddr as bypassing qclib execution ......................................................................
Patch Set 2:
(1 comment)
https://review.coreboot.org/c/coreboot/+/47080/2/src/soc/qualcomm/sc7280/mmu... File src/soc/qualcomm/sc7280/mmu.c:
https://review.coreboot.org/c/coreboot/+/47080/2/src/soc/qualcomm/sc7280/mmu... PS2, Line 20: mmu_config_range((void *)(2UL * GiB), (2UL * GiB) , CACHED_RAM); space prohibited before that ',' (ctx:WxW)
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: HACK sc7280: mmu configuration for ddr as bypassing qclib execution ......................................................................
Patch Set 3:
(1 comment)
https://review.coreboot.org/c/coreboot/+/47080/3/src/soc/qualcomm/sc7280/mmu... File src/soc/qualcomm/sc7280/mmu.c:
https://review.coreboot.org/c/coreboot/+/47080/3/src/soc/qualcomm/sc7280/mmu... PS3, Line 20: mmu_config_range((void *)(2UL * GiB), (2UL * GiB) , CACHED_RAM); space prohibited before that ',' (ctx:WxW)
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: HACK sc7280: mmu configuration for ddr as bypassing qclib execution ......................................................................
Patch Set 4:
(1 comment)
https://review.coreboot.org/c/coreboot/+/47080/4/src/soc/qualcomm/sc7280/mmu... File src/soc/qualcomm/sc7280/mmu.c:
https://review.coreboot.org/c/coreboot/+/47080/4/src/soc/qualcomm/sc7280/mmu... PS4, Line 20: mmu_config_range((void *)(2UL * GiB), (2UL * GiB) , CACHED_RAM); space prohibited before that ',' (ctx:WxW)
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: HACK sc7280: mmu configuration for ddr as bypassing qclib execution ......................................................................
Patch Set 5:
(1 comment)
https://review.coreboot.org/c/coreboot/+/47080/5/src/soc/qualcomm/sc7280/mmu... File src/soc/qualcomm/sc7280/mmu.c:
https://review.coreboot.org/c/coreboot/+/47080/5/src/soc/qualcomm/sc7280/mmu... PS5, Line 20: mmu_config_range((void *)(2UL * GiB), (2UL * GiB) , CACHED_RAM); space prohibited before that ',' (ctx:WxW)
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: HACK sc7280: mmu configuration for ddr as bypassing qclib execution ......................................................................
Patch Set 6:
(1 comment)
https://review.coreboot.org/c/coreboot/+/47080/6/src/soc/qualcomm/sc7280/mmu... File src/soc/qualcomm/sc7280/mmu.c:
https://review.coreboot.org/c/coreboot/+/47080/6/src/soc/qualcomm/sc7280/mmu... PS6, Line 20: mmu_config_range((void *)(2UL * GiB), (2UL * GiB) , CACHED_RAM); space prohibited before that ',' (ctx:WxW)
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: HACK sc7280: mmu configuration for ddr as bypassing qclib execution ......................................................................
Patch Set 7:
(1 comment)
https://review.coreboot.org/c/coreboot/+/47080/7/src/soc/qualcomm/sc7280/mmu... File src/soc/qualcomm/sc7280/mmu.c:
https://review.coreboot.org/c/coreboot/+/47080/7/src/soc/qualcomm/sc7280/mmu... PS7, Line 20: mmu_config_range((void *)(2UL * GiB), (2UL * GiB) , CACHED_RAM); space prohibited before that ',' (ctx:WxW)
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: HACK sc7280: mmu configuration for ddr as bypassing qclib execution ......................................................................
Patch Set 8:
(1 comment)
https://review.coreboot.org/c/coreboot/+/47080/8/src/soc/qualcomm/sc7280/mmu... File src/soc/qualcomm/sc7280/mmu.c:
https://review.coreboot.org/c/coreboot/+/47080/8/src/soc/qualcomm/sc7280/mmu... PS8, Line 20: mmu_config_range((void *)(2UL * GiB), (2UL * GiB) , CACHED_RAM); space prohibited before that ',' (ctx:WxW)
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: HACK sc7280: mmu configuration for ddr as bypassing qclib execution ......................................................................
Patch Set 9:
(1 comment)
https://review.coreboot.org/c/coreboot/+/47080/9/src/soc/qualcomm/sc7280/mmu... File src/soc/qualcomm/sc7280/mmu.c:
https://review.coreboot.org/c/coreboot/+/47080/9/src/soc/qualcomm/sc7280/mmu... PS9, Line 20: mmu_config_range((void *)(2UL * GiB), (2UL * GiB) , CACHED_RAM); space prohibited before that ',' (ctx:WxW)
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: HACK sc7280: mmu configuration for ddr as bypassing qclib execution ......................................................................
Patch Set 10:
(1 comment)
https://review.coreboot.org/c/coreboot/+/47080/10/src/soc/qualcomm/sc7280/mm... File src/soc/qualcomm/sc7280/mmu.c:
https://review.coreboot.org/c/coreboot/+/47080/10/src/soc/qualcomm/sc7280/mm... PS10, Line 20: mmu_config_range((void *)(2UL * GiB), (2UL * GiB) , CACHED_RAM); space prohibited before that ',' (ctx:WxW)
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: HACK sc7280: mmu configuration for ddr as bypassing qclib execution ......................................................................
Patch Set 11:
(1 comment)
https://review.coreboot.org/c/coreboot/+/47080/11/src/soc/qualcomm/sc7280/mm... File src/soc/qualcomm/sc7280/mmu.c:
https://review.coreboot.org/c/coreboot/+/47080/11/src/soc/qualcomm/sc7280/mm... PS11, Line 20: mmu_config_range((void *)(2UL * GiB), (2UL * GiB) , CACHED_RAM); space prohibited before that ',' (ctx:WxW)
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: HACK sc7280: mmu configuration for ddr as bypassing qclib execution ......................................................................
Patch Set 12:
(1 comment)
File src/soc/qualcomm/sc7280/mmu.c:
https://review.coreboot.org/c/coreboot/+/47080/comment/8baf3a4d_ab2481a4 PS12, Line 20: mmu_config_range((void *)(2UL * GiB), (2UL * GiB) , CACHED_RAM); space prohibited before that ',' (ctx:WxW)
Attention is currently required from: Ravi kumar. build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: HACK sc7280: mmu configuration for ddr as bypassing qclib execution ......................................................................
Patch Set 13:
(1 comment)
File src/soc/qualcomm/sc7280/mmu.c:
https://review.coreboot.org/c/coreboot/+/47080/comment/cbb75af6_de9db53f PS13, Line 20: mmu_config_range((void *)(2UL * GiB), (2UL * GiB) , CACHED_RAM); space prohibited before that ',' (ctx:WxW)
Attention is currently required from: Ravi kumar. build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: HACK sc7280: mmu configuration for ddr as bypassing qclib execution ......................................................................
Patch Set 14:
(1 comment)
File src/soc/qualcomm/sc7280/mmu.c:
https://review.coreboot.org/c/coreboot/+/47080/comment/f46d55c5_f297debe PS14, Line 20: mmu_config_range((void *)(2UL * GiB), (2UL * GiB) , CACHED_RAM); space prohibited before that ',' (ctx:WxW)
Ravi Kumar Bokka has abandoned this change. ( https://review.coreboot.org/c/coreboot/+/47080 )
Change subject: HACK sc7280: mmu configuration for ddr as bypassing qclib execution ......................................................................
Abandoned
abandon these changes as we used for bringup stage. unfortunately uploaded