Maxim Polyakov has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: [TEST] mb/supermicro/x11-lga1151-series: rewrite gpio.h using intelp2m ......................................................................
[TEST] mb/supermicro/x11-lga1151-series: rewrite gpio.h using intelp2m
gpio.h was generated using the Intel Pad 2 Macro utility (intelp2m) [1] Please review and test coreboot image with this patch
[1] https://review.coreboot.org/c/coreboot/+/35643
These changes are not tested on real hardware.
Change-Id: Idad7536854d4b1ae7dcf7934e81de438478fe059 Signed-off-by: Maxim Polyakov max.senia.poliak@gmail.com --- M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h 1 file changed, 213 insertions(+), 213 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/79/35679/1
diff --git a/src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h b/src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h index a5eed6b..5320298 100644 --- a/src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h +++ b/src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h @@ -21,210 +21,210 @@
#ifndef __ACPI__ static const struct pad_config gpio_table[] = { -/* RCIN# */ _PAD_CFG_STRUCT(GPP_A0, 0x44000702, 0x00000000), -/* LAD0 */ _PAD_CFG_STRUCT(GPP_A1, 0x44000702, 0x00000000), -/* LAD1 */ _PAD_CFG_STRUCT(GPP_A2, 0x44000700, 0x00000000), -/* LAD2 */ _PAD_CFG_STRUCT(GPP_A3, 0x44000702, 0x00000000), -/* LAD3 */ _PAD_CFG_STRUCT(GPP_A4, 0x44000700, 0x00000000), -/* LFRAME# */ _PAD_CFG_STRUCT(GPP_A5, 0x44000700, 0x00000000), -/* SERIRQ */ _PAD_CFG_STRUCT(GPP_A6, 0x44000700, 0x00000000), -/* PIRQA# */ _PAD_CFG_STRUCT(GPP_A7, 0x44000702, 0x00000000), -/* CLKRUN# */ _PAD_CFG_STRUCT(GPP_A8, 0x44000700, 0x00000000), -/* CLKOUT_LPC0 */ _PAD_CFG_STRUCT(GPP_A9, 0x44000700, 0x00000000), -/* CLKOUT_LPC1 */ _PAD_CFG_STRUCT(GPP_A10, 0x44000700, 0x00000000), -/* PME# */ _PAD_CFG_STRUCT(GPP_A11, 0x44000702, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_A12, 0x80080201, 0x00000000), -/* SUSWARN# */ _PAD_CFG_STRUCT(GPP_A13, 0x44000700, 0x00000000), -/* SUS_STAT# */ _PAD_CFG_STRUCT(GPP_A14, 0x44000700, 0x00000000), -/* SUS_ACK# */ _PAD_CFG_STRUCT(GPP_A15, 0x44000702, 0x00000000), -/* CLKOUT_48 */ _PAD_CFG_STRUCT(GPP_A16, 0x44000700, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_A17, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_A18, 0x84000100, 0x00000000), -/* RESERVED */ //_PAD_CFG_STRUCT(GPP_A19, 0xffffffff, 0xffffff00), -/* GPIO */ _PAD_CFG_STRUCT(GPP_A20, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_A21, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_A22, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_A23, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B0, 0x44000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B1, 0x44000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B2, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B3, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B4, 0x44000301, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B5, 0x44000301, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B6, 0x84000301, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B7, 0x44000301, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B8, 0x44000301, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B9, 0x44000301, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B10, 0x44000301, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B11, 0x44000200, 0x00000000), -/* SLP_S0# */ _PAD_CFG_STRUCT(GPP_B12, 0x44000700, 0x00000000), -/* PLTRST# */ _PAD_CFG_STRUCT(GPP_B13, 0x44000700, 0x00000000), -/* SPKR */ _PAD_CFG_STRUCT(GPP_B14, 0x84000700, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B15, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B16, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B17, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B18, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B19, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B20, 0x84000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B21, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_B22, 0x44000300, 0x00000000), -/* PCHHOT# */ _PAD_CFG_STRUCT(GPP_B23, 0x40000b00, 0x00000000), -/* RESERVED */ //_PAD_CFG_STRUCT(GPP_C0, 0xffffffff, 0xffffff00), -/* RESERVED */ //_PAD_CFG_STRUCT(GPP_C1, 0xffffffff, 0xffffff00), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C2, 0x44000300, 0x00000000), -/* RESERVED */ //_PAD_CFG_STRUCT(GPP_C3, 0xffffffff, 0xffffff00), -/* RESERVED */ //_PAD_CFG_STRUCT(GPP_C4, 0xffffffff, 0xffffff00), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C5, 0x44000201, 0x00000000), -/* RESERVED */ //_PAD_CFG_STRUCT(GPP_C6, 0xffffffff, 0xffffff00), -/* RESERVED */ //_PAD_CFG_STRUCT(GPP_C7, 0xffffffff, 0xffffff00), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C8, 0x84000102, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C9, 0x84000100, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C10, 0x84000102, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C11, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C12, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C13, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C14, 0x84000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C15, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C16, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C17, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C18, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C19, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C20, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C21, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C22, 0x42040102, 0x00003000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_C23, 0x84000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D0, 0x84000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D1, 0x44000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D2, 0x42020102, 0x00003000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D3, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D4, 0x84000200, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D5, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D6, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D7, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D8, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D9, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D10, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D11, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D12, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D13, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D14, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D15, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D16, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D17, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D18, 0x84000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D19, 0x84000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D20, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D21, 0x44000200, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D22, 0x04000102, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_D23, 0x44000300, 0x00000000), -/* SATAXPCIE0 */ _PAD_CFG_STRUCT(GPP_E0, 0x44000502, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_E1, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_E2, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_E3, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_E4, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_E5, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_E6, 0x82020102, 0x00003000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_E7, 0x44000300, 0x00000000), -/* SATA_LED# */ _PAD_CFG_STRUCT(GPP_E8, 0x44000700, 0x00000000), -/* USB_OC0# */ _PAD_CFG_STRUCT(GPP_E9, 0x44000702, 0x00000000), -/* USB_OC1# */ _PAD_CFG_STRUCT(GPP_E10, 0x44000702, 0x00000000), -/* USB_OC2# */ _PAD_CFG_STRUCT(GPP_E11, 0x44000702, 0x00000000), -/* USB_OC3# */ _PAD_CFG_STRUCT(GPP_E12, 0x44000702, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F0, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F1, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F2, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F3, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F4, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F5, 0x80100102, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F6, 0x84000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F7, 0x84000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F8, 0x84000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F9, 0x84000102, 0x00000000), -/* SATA_SCLOCK */ _PAD_CFG_STRUCT(GPP_F10, 0x44000700, 0x00000000), -/* SATA_SLOAD */ _PAD_CFG_STRUCT(GPP_F11, 0x44000700, 0x00000000), -/* SATA_SDATAOUT1 */ _PAD_CFG_STRUCT(GPP_F12, 0x44000700, 0x00000000), -/* SATA_SDATAOUT2 */ _PAD_CFG_STRUCT(GPP_F13, 0x44000700, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F14, 0x44000300, 0x00000000), -/* USB_OC4# */ _PAD_CFG_STRUCT(GPP_F15, 0x44000702, 0x00000000), -/* USB_OC5# */ _PAD_CFG_STRUCT(GPP_F16, 0x44000702, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F17, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F18, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F19, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F20, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F21, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F22, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_F23, 0x04000200, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G0, 0x44000100, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G1, 0x44000100, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G2, 0x44000102, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G3, 0x44000102, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G4, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G5, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G6, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G7, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G8, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G9, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G10, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G11, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G12, 0x84000100, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G13, 0x84000100, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G14, 0x84000102, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G15, 0x84000100, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G16, 0x84000100, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G17, 0x44000300, 0x00000000), -/* NMI# */ _PAD_CFG_STRUCT(GPP_G18, 0x44000700, 0x00000000), -/* SMI# */ _PAD_CFG_STRUCT(GPP_G19, 0x44000700, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G20, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G21, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G22, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_G23, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H0, 0x44000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H1, 0x84000103, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H2, 0x44000201, 0x00000000), -/* SRCCLKREQ9# */ _PAD_CFG_STRUCT(GPP_H3, 0x44000602, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H4, 0x84000103, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H5, 0x84000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H6, 0x84000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H7, 0x84000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H8, 0x84000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H9, 0x84000201, 0x00000000), -/* SML2CLK */ _PAD_CFG_STRUCT(GPP_H10, 0x44000702, 0x00000000), -/* SML2DATA */ _PAD_CFG_STRUCT(GPP_H11, 0x44000702, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H12, 0x44000300, 0x00000000), -/* SML3CLK */ _PAD_CFG_STRUCT(GPP_H13, 0x44000702, 0x00000000), -/* SML3DATA */ _PAD_CFG_STRUCT(GPP_H14, 0x44000702, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H15, 0x44000300, 0x00000000), -/* SML4CLK */ _PAD_CFG_STRUCT(GPP_H16, 0x44000702, 0x00000000), -/* SML4DATA */ _PAD_CFG_STRUCT(GPP_H17, 0x44000702, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H18, 0x44000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H19, 0x84000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H20, 0x84000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H21, 0x84000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H22, 0x84000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_H23, 0x84000201, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPD0, 0x04000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPD1, 0x04000300, 0x00000000), -/* LAN_WAKE# */ _PAD_CFG_STRUCT(GPD2, 0x04000702, 0x00000000), -/* PWRBTN# */ _PAD_CFG_STRUCT(GPD3, 0x04000702, 0x00000000), -/* SLP_S3# */ _PAD_CFG_STRUCT(GPD4, 0x04000700, 0x00000000), -/* SLP_S4# */ _PAD_CFG_STRUCT(GPD5, 0x04000700, 0x00000000), -/* SLP_A# */ _PAD_CFG_STRUCT(GPD6, 0x04000700, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPD7, 0x04000301, 0x00000000), -/* SUSCLK */ _PAD_CFG_STRUCT(GPD8, 0x04000700, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPD9, 0x04000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPD10, 0x04000300, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPD11, 0x04000300, 0x00000000), -/* DDPB_HPD0 */ _PAD_CFG_STRUCT(GPP_I0, 0x44000700, 0x00000000), -/* DDPC_HPD1 */ _PAD_CFG_STRUCT(GPP_I1, 0x44000700, 0x00000000), -/* DDPD_HPD2 */ _PAD_CFG_STRUCT(GPP_I2, 0x44000700, 0x00000000), -/* DDPE_HPD3 */ _PAD_CFG_STRUCT(GPP_I3, 0x84000700, 0x00000000), -/* GPIO */ _PAD_CFG_STRUCT(GPP_I4, 0x44000300, 0x00000000), -/* DDPB_CTRLCLK */ _PAD_CFG_STRUCT(GPP_I5, 0x44000700, 0x00000000), -/* DDPB_CTRLDATA */ _PAD_CFG_STRUCT(GPP_I6, 0x44000700, 0x00000000), -/* DDPC_CTRLCLK */ _PAD_CFG_STRUCT(GPP_I7, 0x44000700, 0x00000000), -/* DDPC_CTRLDATA */ _PAD_CFG_STRUCT(GPP_I8, 0x44000700, 0x00000000), -/* DDPD_CTRLCLK */ _PAD_CFG_STRUCT(GPP_I9, 0x44000700, 0x00000000), -/* DDPD_CTRLDATA */ _PAD_CFG_STRUCT(GPP_I10, 0x44000700, 0x00000000), + PAD_CFG_NF_BUF_TRIG(GPP_A0, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* RCIN# */ + PAD_CFG_NF_BUF_TRIG(GPP_A1, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* LAD0 */ + PAD_CFG_NF_BUF_TRIG(GPP_A2, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* LAD1 */ + PAD_CFG_NF_BUF_TRIG(GPP_A3, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* LAD2 */ + PAD_CFG_NF_BUF_TRIG(GPP_A4, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* LAD3 */ + PAD_CFG_NF_BUF_TRIG(GPP_A5, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* LFRAME# */ + PAD_CFG_NF_BUF_TRIG(GPP_A6, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SERIRQ */ + PAD_CFG_NF_BUF_TRIG(GPP_A7, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* PIRQA# */ + PAD_CFG_NF_BUF_TRIG(GPP_A8, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* CLKRUN# */ + PAD_CFG_NF_BUF_TRIG(GPP_A9, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* CLKOUT_LPC0 */ + PAD_CFG_NF_BUF_TRIG(GPP_A10, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* CLKOUT_LPC1 */ + PAD_CFG_NF_BUF_TRIG(GPP_A11, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* PME# */ + PAD_CFG_GPO(GPP_A12, 1, PLTRST), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPP_A13, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SUSWARN# */ + PAD_CFG_NF_BUF_TRIG(GPP_A14, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SUS_STAT# */ + PAD_CFG_NF_BUF_TRIG(GPP_A15, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SUS_ACK# */ + PAD_CFG_NF_BUF_TRIG(GPP_A16, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* CLKOUT_48 */ + PAD_NC(GPP_A17, NONE), /* GPIO */ + PAD_CFG_GPI_INT(GPP_A18, NONE, PLTRST, OFF), /* GPIO */ + _PAD_CFG_STRUCT(GPP_A19, 0xffffffff, 0xffffff00) /* RESERVED */ + PAD_NC(GPP_A20, NONE), /* GPIO */ + PAD_NC(GPP_A21, NONE), /* GPIO */ + PAD_NC(GPP_A22, NONE), /* GPIO */ + PAD_NC(GPP_A23, NONE), /* GPIO */ + PAD_CFG_GPO(GPP_B0, 1, DEEP), /* GPIO */ + PAD_CFG_GPO(GPP_B1, 1, DEEP), /* GPIO */ + PAD_NC(GPP_B2, NONE), /* GPIO */ + PAD_NC(GPP_B3, NONE), /* GPIO */ + _PAD_CFG_STRUCT(GPP_B4, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ + _PAD_CFG_STRUCT(GPP_B5, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ + _PAD_CFG_STRUCT(GPP_B6, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ + _PAD_CFG_STRUCT(GPP_B7, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ + _PAD_CFG_STRUCT(GPP_B8, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ + _PAD_CFG_STRUCT(GPP_B9, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ + _PAD_CFG_STRUCT(GPP_B10, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ + PAD_CFG_GPO(GPP_B11, 0, DEEP), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPP_B12, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SLP_S0# */ + PAD_CFG_NF_BUF_TRIG(GPP_B13, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* PLTRST# */ + PAD_CFG_NF_BUF_TRIG(GPP_B14, NONE, PLTRST, NF1, TX_RX_DISABLE, OFF), /* SPKR */ + PAD_NC(GPP_B15, NONE), /* GPIO */ + PAD_NC(GPP_B16, NONE), /* GPIO */ + PAD_NC(GPP_B17, NONE), /* GPIO */ + PAD_NC(GPP_B18, NONE), /* GPIO */ + PAD_NC(GPP_B19, NONE), /* GPIO */ + PAD_CFG_GPO(GPP_B20, 1, PLTRST), /* GPIO */ + PAD_NC(GPP_B21, NONE), /* GPIO */ + PAD_NC(GPP_B22, NONE), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPP_B23, NONE, DEEP, NF2, TX_RX_DISABLE, LEVEL), /* PCHHOT# */ + _PAD_CFG_STRUCT(GPP_C0, 0xffffffff, 0xffffff00) /* RESERVED */ + _PAD_CFG_STRUCT(GPP_C1, 0xffffffff, 0xffffff00) /* RESERVED */ + PAD_NC(GPP_C2, NONE), /* GPIO */ + _PAD_CFG_STRUCT(GPP_C3, 0xffffffff, 0xffffff00) /* RESERVED */ + _PAD_CFG_STRUCT(GPP_C4, 0xffffffff, 0xffffff00) /* RESERVED */ + PAD_CFG_GPO(GPP_C5, 1, DEEP), /* GPIO */ + _PAD_CFG_STRUCT(GPP_C6, 0xffffffff, 0xffffff00) /* RESERVED */ + _PAD_CFG_STRUCT(GPP_C7, 0xffffffff, 0xffffff00) /* RESERVED */ + PAD_CFG_GPI_INT(GPP_C8, NONE, PLTRST, OFF), /* GPIO */ + PAD_CFG_GPI_INT(GPP_C9, NONE, PLTRST, OFF), /* GPIO */ + PAD_CFG_GPI_INT(GPP_C10, NONE, PLTRST, OFF), /* GPIO */ + PAD_NC(GPP_C11, NONE), /* GPIO */ + PAD_NC(GPP_C12, NONE), /* GPIO */ + PAD_NC(GPP_C13, NONE), /* GPIO */ + PAD_NC(GPP_C14, NONE), /* GPIO */ + PAD_NC(GPP_C15, NONE), /* GPIO */ + PAD_NC(GPP_C16, NONE), /* GPIO */ + PAD_NC(GPP_C17, NONE), /* GPIO */ + PAD_NC(GPP_C18, NONE), /* GPIO */ + PAD_NC(GPP_C19, NONE), /* GPIO */ + PAD_NC(GPP_C20, NONE), /* GPIO */ + PAD_NC(GPP_C21, NONE), /* GPIO */ + PAD_CFG_GPI_ACPI_SMI(GPP_C22, 20K_PU, DEEP, NONE), /* GPIO */ + PAD_NC(GPP_C23, NONE), /* GPIO */ + PAD_NC(GPP_D0, NONE), /* GPIO */ + PAD_CFG_GPO(GPP_D1, 1, DEEP), /* GPIO */ + PAD_CFG_GPI_NMI(GPP_D2, 20K_PU, DEEP, EDGE_SINGLE, NONE), /* GPIO */ + PAD_NC(GPP_D3, NONE), /* GPIO */ + PAD_CFG_GPO(GPP_D4, 0, PLTRST), /* GPIO */ + PAD_NC(GPP_D5, NONE), /* GPIO */ + PAD_NC(GPP_D6, NONE), /* GPIO */ + PAD_NC(GPP_D7, NONE), /* GPIO */ + PAD_NC(GPP_D8, NONE), /* GPIO */ + PAD_NC(GPP_D9, NONE), /* GPIO */ + PAD_NC(GPP_D10, NONE), /* GPIO */ + PAD_NC(GPP_D11, NONE), /* GPIO */ + PAD_NC(GPP_D12, NONE), /* GPIO */ + PAD_NC(GPP_D13, NONE), /* GPIO */ + PAD_NC(GPP_D14, NONE), /* GPIO */ + PAD_NC(GPP_D15, NONE), /* GPIO */ + PAD_NC(GPP_D16, NONE), /* GPIO */ + PAD_NC(GPP_D17, NONE), /* GPIO */ + PAD_CFG_GPO(GPP_D18, 1, PLTRST), /* GPIO */ + PAD_CFG_GPO(GPP_D19, 1, PLTRST), /* GPIO */ + PAD_NC(GPP_D20, NONE), /* GPIO */ + PAD_CFG_GPO(GPP_D21, 0, DEEP), /* GPIO */ + PAD_CFG_GPI_INT(GPP_D22, NONE, PWROK, OFF), /* GPIO */ + PAD_NC(GPP_D23, NONE), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPP_E0, NONE, DEEP, NF1, TX_DISABLE, OFF), /* SATAXPCIE0 */ + PAD_NC(GPP_E1, NONE), /* GPIO */ + PAD_NC(GPP_E2, NONE), /* GPIO */ + PAD_NC(GPP_E3, NONE), /* GPIO */ + PAD_NC(GPP_E4, NONE), /* GPIO */ + PAD_NC(GPP_E5, NONE), /* GPIO */ + PAD_CFG_GPI_NMI(GPP_E6, 20K_PU, PLTRST, EDGE_SINGLE, NONE), /* GPIO */ + PAD_NC(GPP_E7, NONE), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPP_E8, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SATA_LED# */ + PAD_CFG_NF_BUF_TRIG(GPP_E9, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* USB_OC0# */ + PAD_CFG_NF_BUF_TRIG(GPP_E10, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* USB_OC1# */ + PAD_CFG_NF_BUF_TRIG(GPP_E11, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* USB_OC2# */ + PAD_CFG_NF_BUF_TRIG(GPP_E12, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* USB_OC3# */ + PAD_NC(GPP_F0, NONE), /* GPIO */ + PAD_NC(GPP_F1, NONE), /* GPIO */ + PAD_NC(GPP_F2, NONE), /* GPIO */ + PAD_NC(GPP_F3, NONE), /* GPIO */ + PAD_NC(GPP_F4, NONE), /* GPIO */ + PAD_CFG_GPI_APIC(GPP_F5, NONE, PLTRST), /* GPIO */ + PAD_CFG_GPO(GPP_F6, 1, PLTRST), /* GPIO */ + PAD_CFG_GPO(GPP_F7, 1, PLTRST), /* GPIO */ + PAD_CFG_GPO(GPP_F8, 1, PLTRST), /* GPIO */ + PAD_CFG_GPI_INT(GPP_F9, NONE, PLTRST, OFF), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPP_F10, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SATA_SCLOCK */ + PAD_CFG_NF_BUF_TRIG(GPP_F11, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SATA_SLOAD */ + PAD_CFG_NF_BUF_TRIG(GPP_F12, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SATA_SDATAOUT1 */ + PAD_CFG_NF_BUF_TRIG(GPP_F13, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SATA_SDATAOUT2 */ + PAD_NC(GPP_F14, NONE), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPP_F15, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* USB_OC4# */ + PAD_CFG_NF_BUF_TRIG(GPP_F16, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* USB_OC5# */ + PAD_NC(GPP_F17, NONE), /* GPIO */ + PAD_NC(GPP_F18, NONE), /* GPIO */ + PAD_NC(GPP_F19, NONE), /* GPIO */ + PAD_NC(GPP_F20, NONE), /* GPIO */ + PAD_NC(GPP_F21, NONE), /* GPIO */ + PAD_NC(GPP_F22, NONE), /* GPIO */ + PAD_CFG_GPO(GPP_F23, 0, PWROK), /* GPIO */ + PAD_CFG_GPI_INT(GPP_G0, NONE, DEEP, OFF), /* GPIO */ + PAD_CFG_GPI_INT(GPP_G1, NONE, DEEP, OFF), /* GPIO */ + PAD_CFG_GPI_INT(GPP_G2, NONE, DEEP, OFF), /* GPIO */ + PAD_CFG_GPI_INT(GPP_G3, NONE, DEEP, OFF), /* GPIO */ + PAD_NC(GPP_G4, NONE), /* GPIO */ + PAD_NC(GPP_G5, NONE), /* GPIO */ + PAD_NC(GPP_G6, NONE), /* GPIO */ + PAD_NC(GPP_G7, NONE), /* GPIO */ + PAD_NC(GPP_G8, NONE), /* GPIO */ + PAD_NC(GPP_G9, NONE), /* GPIO */ + PAD_NC(GPP_G10, NONE), /* GPIO */ + PAD_NC(GPP_G11, NONE), /* GPIO */ + PAD_CFG_GPI_INT(GPP_G12, NONE, PLTRST, OFF), /* GPIO */ + PAD_CFG_GPI_INT(GPP_G13, NONE, PLTRST, OFF), /* GPIO */ + PAD_CFG_GPI_INT(GPP_G14, NONE, PLTRST, OFF), /* GPIO */ + PAD_CFG_GPI_INT(GPP_G15, NONE, PLTRST, OFF), /* GPIO */ + PAD_CFG_GPI_INT(GPP_G16, NONE, PLTRST, OFF), /* GPIO */ + PAD_NC(GPP_G17, NONE), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPP_G18, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* NMI# */ + PAD_CFG_NF_BUF_TRIG(GPP_G19, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SMI# */ + PAD_NC(GPP_G20, NONE), /* GPIO */ + PAD_NC(GPP_G21, NONE), /* GPIO */ + PAD_NC(GPP_G22, NONE), /* GPIO */ + PAD_NC(GPP_G23, NONE), /* GPIO */ + PAD_CFG_GPO(GPP_H0, 1, DEEP), /* GPIO */ + _PAD_CFG_STRUCT(GPP_H1, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ + PAD_CFG_GPO(GPP_H2, 1, DEEP), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPP_H3, NONE, DEEP, NF1, RX_DISABLE, OFF), /* SRCCLKREQ9# */ + _PAD_CFG_STRUCT(GPP_H4, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ + PAD_CFG_GPO(GPP_H5, 1, PLTRST), /* GPIO */ + PAD_CFG_GPO(GPP_H6, 1, PLTRST), /* GPIO */ + PAD_CFG_GPO(GPP_H7, 1, PLTRST), /* GPIO */ + PAD_CFG_GPO(GPP_H8, 1, PLTRST), /* GPIO */ + PAD_CFG_GPO(GPP_H9, 1, PLTRST), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPP_H10, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SML2CLK */ + PAD_CFG_NF_BUF_TRIG(GPP_H11, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SML2DATA */ + PAD_NC(GPP_H12, NONE), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPP_H13, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SML3CLK */ + PAD_CFG_NF_BUF_TRIG(GPP_H14, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SML3DATA */ + PAD_NC(GPP_H15, NONE), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPP_H16, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SML4CLK */ + PAD_CFG_NF_BUF_TRIG(GPP_H17, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SML4DATA */ + PAD_NC(GPP_H18, NONE), /* GPIO */ + PAD_CFG_GPO(GPP_H19, 1, PLTRST), /* GPIO */ + PAD_CFG_GPO(GPP_H20, 1, PLTRST), /* GPIO */ + PAD_CFG_GPO(GPP_H21, 1, PLTRST), /* GPIO */ + PAD_CFG_GPO(GPP_H22, 1, PLTRST), /* GPIO */ + PAD_CFG_GPO(GPP_H23, 1, PLTRST), /* GPIO */ + PAD_NC(GPD0, NONE), /* GPIO */ + PAD_NC(GPD1, NONE), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPD2, NONE, PWROK, NF1, TX_RX_DISABLE, OFF), /* LAN_WAKE# */ + PAD_CFG_NF_BUF_TRIG(GPD3, NONE, PWROK, NF1, TX_RX_DISABLE, OFF), /* PWRBTN# */ + PAD_CFG_NF_BUF_TRIG(GPD4, NONE, PWROK, NF1, TX_RX_DISABLE, OFF), /* SLP_S3# */ + PAD_CFG_NF_BUF_TRIG(GPD5, NONE, PWROK, NF1, TX_RX_DISABLE, OFF), /* SLP_S4# */ + PAD_CFG_NF_BUF_TRIG(GPD6, NONE, PWROK, NF1, TX_RX_DISABLE, OFF), /* SLP_A# */ + _PAD_CFG_STRUCT(GPD7, PAD_FUNC(GPIO) | PAD_RESET(PWROK) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPD8, NONE, PWROK, NF1, TX_RX_DISABLE, OFF), /* SUSCLK */ + PAD_NC(GPD9, NONE), /* GPIO */ + PAD_NC(GPD10, NONE), /* GPIO */ + PAD_NC(GPD11, NONE), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPP_I0, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* DDPB_HPD0 */ + PAD_CFG_NF_BUF_TRIG(GPP_I1, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* DDPC_HPD1 */ + PAD_CFG_NF_BUF_TRIG(GPP_I2, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* DDPD_HPD2 */ + PAD_CFG_NF_BUF_TRIG(GPP_I3, NONE, PLTRST, NF1, TX_RX_DISABLE, OFF), /* DDPE_HPD3 */ + PAD_NC(GPP_I4, NONE), /* GPIO */ + PAD_CFG_NF_BUF_TRIG(GPP_I5, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* DDPB_CTRLCLK */ + PAD_CFG_NF_BUF_TRIG(GPP_I6, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* DDPB_CTRLDATA */ + PAD_CFG_NF_BUF_TRIG(GPP_I7, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* DDPC_CTRLCLK */ + PAD_CFG_NF_BUF_TRIG(GPP_I8, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* DDPC_CTRLDATA */ + PAD_CFG_NF_BUF_TRIG(GPP_I9, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* DDPD_CTRLCLK */ + PAD_CFG_NF_BUF_TRIG(GPP_I10, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* DDPD_CTRLDATA */ };
@@ -233,15 +233,15 @@ static const struct pad_config early_gpio_table[] = { /* LPC */
-/* LAD0 */ _PAD_CFG_STRUCT(GPP_A1, 0x44000702, 0x00000000), -/* LAD1 */ _PAD_CFG_STRUCT(GPP_A2, 0x44000700, 0x00000000), -/* LAD2 */ _PAD_CFG_STRUCT(GPP_A3, 0x44000702, 0x00000000), -/* LAD3 */ _PAD_CFG_STRUCT(GPP_A4, 0x44000700, 0x00000000), -/* LFRAME# */ _PAD_CFG_STRUCT(GPP_A5, 0x44000700, 0x00000000), -/* SERIRQ */ _PAD_CFG_STRUCT(GPP_A6, 0x44000700, 0x00000000), -/* CLKRUN# */ _PAD_CFG_STRUCT(GPP_A8, 0x44000700, 0x00000000), -/* CLKOUT_LPC0 */ _PAD_CFG_STRUCT(GPP_A9, 0x44000700, 0x00000000), -/* CLKOUT_LPC1 */ _PAD_CFG_STRUCT(GPP_A10, 0x44000700, 0x00000000), + PAD_CFG_NF_BUF_TRIG(GPP_A1, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* LAD0 */ + PAD_CFG_NF_BUF_TRIG(GPP_A2, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* LAD1 */ + PAD_CFG_NF_BUF_TRIG(GPP_A3, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* LAD2 */ + PAD_CFG_NF_BUF_TRIG(GPP_A4, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* LAD3 */ + PAD_CFG_NF_BUF_TRIG(GPP_A5, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* LFRAME# */ + PAD_CFG_NF_BUF_TRIG(GPP_A6, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* SERIRQ */ + PAD_CFG_NF_BUF_TRIG(GPP_A8, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* CLKRUN# */ + PAD_CFG_NF_BUF_TRIG(GPP_A9, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* CLKOUT_LPC0 */ + PAD_CFG_NF_BUF_TRIG(GPP_A10, NONE, DEEP, NF1, TX_RX_DISABLE, OFF), /* CLKOUT_LPC1 */ };
#endif /* __ACPI__ */
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: [TEST] mb/supermicro/x11-lga1151-series: rewrite gpio.h using intelp2m ......................................................................
Patch Set 1:
(10 comments)
https://review.coreboot.org/c/coreboot/+/35679/1/src/mainboard/supermicro/x1... File src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h:
https://review.coreboot.org/c/coreboot/+/35679/1/src/mainboard/supermicro/x1... PS1, Line 52: _PAD_CFG_STRUCT(GPP_B4, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/1/src/mainboard/supermicro/x1... PS1, Line 53: _PAD_CFG_STRUCT(GPP_B5, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/1/src/mainboard/supermicro/x1... PS1, Line 54: _PAD_CFG_STRUCT(GPP_B6, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/1/src/mainboard/supermicro/x1... PS1, Line 55: _PAD_CFG_STRUCT(GPP_B7, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/1/src/mainboard/supermicro/x1... PS1, Line 56: _PAD_CFG_STRUCT(GPP_B8, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/1/src/mainboard/supermicro/x1... PS1, Line 57: _PAD_CFG_STRUCT(GPP_B9, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/1/src/mainboard/supermicro/x1... PS1, Line 58: _PAD_CFG_STRUCT(GPP_B10, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/1/src/mainboard/supermicro/x1... PS1, Line 182: _PAD_CFG_STRUCT(GPP_H1, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/1/src/mainboard/supermicro/x1... PS1, Line 185: _PAD_CFG_STRUCT(GPP_H4, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/1/src/mainboard/supermicro/x1... PS1, Line 212: _PAD_CFG_STRUCT(GPD7, PAD_FUNC(GPIO) | PAD_RESET(PWROK) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
Hello build bot (Jenkins),
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/35679
to look at the new patch set (#2).
Change subject: [TEST] mb/supermicro/x11-lga1151-series: rewrite gpio.h using intelp2m ......................................................................
[TEST] mb/supermicro/x11-lga1151-series: rewrite gpio.h using intelp2m
gpio.h was generated using the Intel Pad 2 Macro utility (intelp2m) [1] Please review and test coreboot image with this patch
[1] https://review.coreboot.org/c/coreboot/+/35643
These changes are not tested on real hardware.
Change-Id: Idad7536854d4b1ae7dcf7934e81de438478fe059 Signed-off-by: Maxim Polyakov max.senia.poliak@gmail.com --- M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h 1 file changed, 213 insertions(+), 213 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/79/35679/2
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: [TEST] mb/supermicro/x11-lga1151-series: rewrite gpio.h using intelp2m ......................................................................
Patch Set 2:
(10 comments)
https://review.coreboot.org/c/coreboot/+/35679/2/src/mainboard/supermicro/x1... File src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h:
https://review.coreboot.org/c/coreboot/+/35679/2/src/mainboard/supermicro/x1... PS2, Line 52: _PAD_CFG_STRUCT(GPP_B4, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/2/src/mainboard/supermicro/x1... PS2, Line 53: _PAD_CFG_STRUCT(GPP_B5, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/2/src/mainboard/supermicro/x1... PS2, Line 54: _PAD_CFG_STRUCT(GPP_B6, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/2/src/mainboard/supermicro/x1... PS2, Line 55: _PAD_CFG_STRUCT(GPP_B7, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/2/src/mainboard/supermicro/x1... PS2, Line 56: _PAD_CFG_STRUCT(GPP_B8, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/2/src/mainboard/supermicro/x1... PS2, Line 57: _PAD_CFG_STRUCT(GPP_B9, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/2/src/mainboard/supermicro/x1... PS2, Line 58: _PAD_CFG_STRUCT(GPP_B10, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/2/src/mainboard/supermicro/x1... PS2, Line 182: _PAD_CFG_STRUCT(GPP_H1, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/2/src/mainboard/supermicro/x1... PS2, Line 185: _PAD_CFG_STRUCT(GPP_H4, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/2/src/mainboard/supermicro/x1... PS2, Line 212: _PAD_CFG_STRUCT(GPD7, PAD_FUNC(GPIO) | PAD_RESET(PWROK) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
Hello Alexander Couzens, Patrick Rudolph, Felix Held, Michael Niewöhner, Patrick Rudolph, Patrick Rudolph, Christian Walter, Paul Menzel, Philipp Deppenwiese, build bot (Jenkins),
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/35679
to look at the new patch set (#3).
Change subject: mb/supermicro/x11-lga1151-series: rewrite gpio.h using intelp2m ......................................................................
mb/supermicro/x11-lga1151-series: rewrite gpio.h using intelp2m
gpio.h was generated using the Intel Pad 2 Macro utility (intelp2m) [1] Please review and test coreboot image with this patch
[1] https://review.coreboot.org/c/coreboot/+/35643
These changes are not tested on real hardware.
Change-Id: Idad7536854d4b1ae7dcf7934e81de438478fe059 Signed-off-by: Maxim Polyakov max.senia.poliak@gmail.com --- M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h 1 file changed, 213 insertions(+), 213 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/79/35679/3
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: mb/supermicro/x11-lga1151-series: rewrite gpio.h using intelp2m ......................................................................
Patch Set 3:
(10 comments)
https://review.coreboot.org/c/coreboot/+/35679/3/src/mainboard/supermicro/x1... File src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h:
https://review.coreboot.org/c/coreboot/+/35679/3/src/mainboard/supermicro/x1... PS3, Line 52: _PAD_CFG_STRUCT(GPP_B4, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/3/src/mainboard/supermicro/x1... PS3, Line 53: _PAD_CFG_STRUCT(GPP_B5, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/3/src/mainboard/supermicro/x1... PS3, Line 54: _PAD_CFG_STRUCT(GPP_B6, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/3/src/mainboard/supermicro/x1... PS3, Line 55: _PAD_CFG_STRUCT(GPP_B7, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/3/src/mainboard/supermicro/x1... PS3, Line 56: _PAD_CFG_STRUCT(GPP_B8, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/3/src/mainboard/supermicro/x1... PS3, Line 57: _PAD_CFG_STRUCT(GPP_B9, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/3/src/mainboard/supermicro/x1... PS3, Line 58: _PAD_CFG_STRUCT(GPP_B10, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/3/src/mainboard/supermicro/x1... PS3, Line 182: _PAD_CFG_STRUCT(GPP_H1, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/3/src/mainboard/supermicro/x1... PS3, Line 185: _PAD_CFG_STRUCT(GPP_H4, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
https://review.coreboot.org/c/coreboot/+/35679/3/src/mainboard/supermicro/x1... PS3, Line 212: _PAD_CFG_STRUCT(GPD7, PAD_FUNC(GPIO) | PAD_RESET(PWROK) | PAD_CFG0_TRIG_OFF | PAD_CFG0_RX_POL_NONE | PAD_BUF(TX_RX_DISABLE) | 1, PAD_PULL(NONE)), /* GPIO */ line over 96 characters
Hello Alexander Couzens, Patrick Rudolph, Felix Held, Michael Niewöhner, Patrick Rudolph, Patrick Rudolph, Christian Walter, Paul Menzel, Philipp Deppenwiese, build bot (Jenkins),
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/35679
to look at the new patch set (#4).
Change subject: [TEST] mb/supermicro/x11-lga1151-series: rewrite gpio.h using intelp2m ......................................................................
[TEST] mb/supermicro/x11-lga1151-series: rewrite gpio.h using intelp2m
gpio.h was generated using the Intel Pad 2 Macro utility (intelp2m) [1] Please review and test coreboot image with this patch
[1] https://review.coreboot.org/c/coreboot/+/35643
These changes are not tested on real hardware.
Change-Id: Idad7536854d4b1ae7dcf7934e81de438478fe059 Signed-off-by: Maxim Polyakov max.senia.poliak@gmail.com --- M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h 1 file changed, 213 insertions(+), 213 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/79/35679/4
Michael Niewöhner has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: [TEST] mb/supermicro/x11-lga1151-series: rewrite gpio.h using intelp2m ......................................................................
Patch Set 4: Code-Review-1
Host Pad Ownership is missing, see cb:35643
Hello Philipp Deppenwiese, build bot (Jenkins), Patrick Rudolph, Paul Menzel, Christian Walter, Michael Niewöhner, Patrick Rudolph, Alexander Couzens, Patrick Rudolph, Felix Held,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/35679
to look at the new patch set (#5).
Change subject: mb/supermicro/x11-lga1151: 4/5 Rewrite pad config using intelp2m ......................................................................
mb/supermicro/x11-lga1151: 4/5 Rewrite pad config using intelp2m
Converts macro bit fields to target PAD_CFG_*() macros, which were hidden in the comments. To do this, the following command was used:
./intelp2m -n -t 1 -p snr -file ../../src/mainboard/supermicro/ x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h
./intelp2m -n -t 1 -p snr -file ../../src/mainboard/supermicro/ x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h
Tested with BUILD_TIMELESS=1
Change-Id: Idad7536854d4b1ae7dcf7934e81de438478fe059 Signed-off-by: Maxim Polyakov max.senia.poliak@gmail.com --- M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h 2 files changed, 418 insertions(+), 1,306 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/79/35679/5
Michael Niewöhner has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: mb/supermicro/x11-lga1151: 4/5 Rewrite pad config using intelp2m ......................................................................
Patch Set 7:
I will have another look at this in the next days (probably at the weekend) at least for X11SSM-F
Hello Philipp Deppenwiese, build bot (Jenkins), Patrick Rudolph, Paul Menzel, Christian Walter, Michael Niewöhner, Patrick Rudolph, Alexander Couzens, Patrick Rudolph, Felix Held,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/35679
to look at the new patch set (#8).
Change subject: supermicro/x11-lga1151/gpio: 4/5 Convert field macros to PAD_CFG ......................................................................
supermicro/x11-lga1151/gpio: 4/5 Convert field macros to PAD_CFG
Converts bit field macros to target PAD_CFG_*() macros, which were hidden in the comments. To do this, the following command was used:
./intelp2m -n -t 1 -p snr -file ../../src/mainboard/supermicro/ x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h
./intelp2m -n -t 1 -p snr -file ../../src/mainboard/supermicro/ x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h
Tested with BUILD_TIMELESS=1
This is part of the patch set "mb/supermicro/x11-lga1151: Rewrite pad config using intelp2m":
CB:42916 - 1/5 Decode raw register values CB:42917 - 2/5 Exclude fields for PAD_CFG CB:42918 - 3/5 Fixes some field macro CB:35679 - 3/4 Convert field macros to PAD_CFG CB:42919 - 5/5 Remap reset sources
Change-Id: Idad7536854d4b1ae7dcf7934e81de438478fe059 Signed-off-by: Maxim Polyakov max.senia.poliak@gmail.com --- M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h 2 files changed, 418 insertions(+), 1,306 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/79/35679/8
Hello Philipp Deppenwiese, build bot (Jenkins), Patrick Rudolph, Paul Menzel, Christian Walter, Michael Niewöhner, Patrick Rudolph, Alexander Couzens, Patrick Rudolph, Felix Held,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/35679
to look at the new patch set (#9).
Change subject: supermicro/x11-lga1151/gpio: 4/5 Convert field macros to PAD_CFG ......................................................................
supermicro/x11-lga1151/gpio: 4/5 Convert field macros to PAD_CFG
Converts bit field macros to target PAD_CFG_*() macros, which were hidden in the comments. To do this, the following command was used:
./intelp2m -n -t 1 -p snr -file ../../src/mainboard/supermicro/ x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h
./intelp2m -n -t 1 -p snr -file ../../src/mainboard/supermicro/ x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h
Tested with BUILD_TIMELESS=1
This is part of the patch set "mb/supermicro/x11-lga1151: Rewrite pad config using intelp2m":
CB:42916 - 1/5 Decode raw register values CB:42917 - 2/5 Exclude fields for PAD_CFG CB:42918 - 3/5 Fixes some field macro CB:35679 - 3/4 Convert field macros to PAD_CFG CB:42919 - 5/5 Remap reset sources
Change-Id: Idad7536854d4b1ae7dcf7934e81de438478fe059 Signed-off-by: Maxim Polyakov max.senia.poliak@gmail.com --- M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h 2 files changed, 418 insertions(+), 1,306 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/79/35679/9
Michael Niewöhner has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: supermicro/x11-lga1151/gpio: 4/5 Convert field macros to PAD_CFG ......................................................................
Patch Set 10:
(1 comment)
https://review.coreboot.org/c/coreboot/+/35679/10//COMMIT_MSG Commit Message:
https://review.coreboot.org/c/coreboot/+/35679/10//COMMIT_MSG@18 PS10, Line 18: Tested with BUILD_TIMELESS=1 I'm surprised this passes because the reset values are wrong before patch 5/5
Maxim Polyakov has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: supermicro/x11-lga1151/gpio: 4/5 Convert field macros to PAD_CFG ......................................................................
Patch Set 10:
(1 comment)
Thanks for the review
https://review.coreboot.org/c/coreboot/+/35679/10//COMMIT_MSG Commit Message:
https://review.coreboot.org/c/coreboot/+/35679/10//COMMIT_MSG@18 PS10, Line 18: Tested with BUILD_TIMELESS=1
I'm surprised this passes because the reset values are wrong before patch 5/5
This means that this test includes the following steps: 1) git am CB:42918 (3/5) 2) make BUILD_TIMELESS=1 3) cp build/coreboot.rom ../coreboot.rom 4) git am CB:35679 (4/5) 5) make BUILD_TIMELESS=1 6) diff build/coreboot.rom ../coreboot.rom - no differences
other patches are not related to this.
I make all the corrections for converting to target PAD_CFG macros only in patches 2/5 and 3/5. It’s easier to check patches with a lot of changes. It’s easier to review.
I am testing intelp2m in this patchset. After all the errors have been fixed in this utility, instead of a large patchset, you can use one commit to convert to PAD_CFG().
Michael Niewöhner has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: supermicro/x11-lga1151/gpio: 4/5 Convert field macros to PAD_CFG ......................................................................
Patch Set 10:
(1 comment)
https://review.coreboot.org/c/coreboot/+/35679/10//COMMIT_MSG Commit Message:
https://review.coreboot.org/c/coreboot/+/35679/10//COMMIT_MSG@18 PS10, Line 18: Tested with BUILD_TIMELESS=1
This means that this test includes the following steps: […]
got it, thank you
Hello Philipp Deppenwiese, build bot (Jenkins), Patrick Rudolph, Paul Menzel, Christian Walter, Michael Niewöhner, Patrick Rudolph, Alexander Couzens, Patrick Rudolph, Felix Held,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/35679
to look at the new patch set (#11).
Change subject: supermicro/x11-lga1151/gpio: 4/4 Convert field macros to PAD_CFG ......................................................................
supermicro/x11-lga1151/gpio: 4/4 Convert field macros to PAD_CFG
Converts bit field macros to target PAD_CFG_*() macros, which were hidden in the comments. To do this, the following command was used:
./intelp2m -n -t 1 -p snr -file ../../src/mainboard/supermicro/ x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h
./intelp2m -n -t 1 -p snr -file ../../src/mainboard/supermicro/ x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h
Tested with BUILD_TIMELESS=1
This is part of the patch set "mb/supermicro/x11-lga1151: Rewrite pad config using intelp2m":
CB:42916 - 1/4 Decode raw register values CB:42917 - 2/4 Exclude fields for PAD_CFG CB:42918 - 3/4 Fixes some field macro CB:35679 - 4/4 Convert field macros to PAD_CFG
Change-Id: Idad7536854d4b1ae7dcf7934e81de438478fe059 Signed-off-by: Maxim Polyakov max.senia.poliak@gmail.com --- M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h 2 files changed, 418 insertions(+), 1,306 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/79/35679/11
Michael Niewöhner has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: supermicro/x11-lga1151/gpio: 4/4 Convert field macros to PAD_CFG ......................................................................
Patch Set 11:
(1 comment)
https://review.coreboot.org/c/coreboot/+/35679/11/src/mainboard/supermicro/x... File src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h:
https://review.coreboot.org/c/coreboot/+/35679/11/src/mainboard/supermicro/x... PS11, Line 301: PAD_CFG_GPI_TRIG_OWN PAD_CFG_GPI_INT?
Michael Niewöhner has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: supermicro/x11-lga1151/gpio: 4/4 Convert field macros to PAD_CFG ......................................................................
Patch Set 12:
(1 comment)
https://review.coreboot.org/c/coreboot/+/35679/12/src/mainboard/supermicro/x... File src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h:
https://review.coreboot.org/c/coreboot/+/35679/12/src/mainboard/supermicro/x... PS12, Line 16: /* GPP_A1 - LAD0 */ I had some discussion about gpio.h comments in general. Since we don't have any schematics for the two boards the comments aren't helpful at all. The standard stuff is always the same per platform so they're not helpful, too.
This multiline format (comment\npadcfg) is barely readable, I'd like to see single lines here without all those newlines.
My suggestion: - drop the pad comments completely (except the GPIO group comments) - drop all those newlines, except those after each GPIO group
same applies to x11ssh-tf
Maxim Polyakov has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: supermicro/x11-lga1151/gpio: 4/4 Convert field macros to PAD_CFG ......................................................................
Patch Set 12:
(1 comment)
https://review.coreboot.org/c/coreboot/+/35679/12/src/mainboard/supermicro/x... File src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h:
https://review.coreboot.org/c/coreboot/+/35679/12/src/mainboard/supermicro/x... PS12, Line 16: /* GPP_A1 - LAD0 */
I had some discussion about gpio.h comments in general. […]
Maybe I will do it in a new separate patch? I would not want to change the whole patchset or create it again. It takes a lot of work.
Michael Niewöhner has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: supermicro/x11-lga1151/gpio: 4/4 Convert field macros to PAD_CFG ......................................................................
Patch Set 12:
(1 comment)
https://review.coreboot.org/c/coreboot/+/35679/12/src/mainboard/supermicro/x... File src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h:
https://review.coreboot.org/c/coreboot/+/35679/12/src/mainboard/supermicro/x... PS12, Line 16: /* GPP_A1 - LAD0 */
Maybe I will do it in a new separate patch? I would not want to change the whole patchset or create […]
no need to redo the patchset, a separate commit will do :)
Maxim Polyakov has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: supermicro/x11-lga1151/gpio: 4/4 Convert field macros to PAD_CFG ......................................................................
Patch Set 12:
(1 comment)
https://review.coreboot.org/c/coreboot/+/35679/12/src/mainboard/supermicro/x... File src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h:
https://review.coreboot.org/c/coreboot/+/35679/12/src/mainboard/supermicro/x... PS12, Line 16: /* GPP_A1 - LAD0 */
no need to redo the patchset, a separate commit will do :)
Thanks Done in CB:43409
Michael Niewöhner has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: supermicro/x11-lga1151/gpio: 4/4 Convert field macros to PAD_CFG ......................................................................
Patch Set 12: Code-Review+2
Maxim Polyakov has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: supermicro/x11-lga1151/gpio: 4/4 Convert field macros to PAD_CFG ......................................................................
Patch Set 13:
(1 comment)
https://review.coreboot.org/c/coreboot/+/35679/11/src/mainboard/supermicro/x... File src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h:
https://review.coreboot.org/c/coreboot/+/35679/11/src/mainboard/supermicro/x... PS11, Line 301: PAD_CFG_GPI_TRIG_OWN
PAD_CFG_GPI_INT?
These changes are also added in CB:43409.
Hello build bot (Jenkins), Patrick Rudolph, Paul Menzel, Angel Pons, Michael Niewöhner, Patrick Rudolph, Patrick Rudolph, Philipp Deppenwiese, Nico Huber, Christian Walter, Alexander Couzens, Felix Held,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/35679
to look at the new patch set (#16).
Change subject: supermicro/x11-lga1151/gpio: 4/4 Convert field macros to PAD_CFG ......................................................................
supermicro/x11-lga1151/gpio: 4/4 Convert field macros to PAD_CFG
Converts bit field macros to target PAD_CFG_*() macros, which were hidden in the comments. To do this, the following command was used:
./intelp2m -n -t 1 -p snr -file ../../src/mainboard/supermicro/ x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h
./intelp2m -n -t 1 -p snr -file ../../src/mainboard/supermicro/ x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h
This is part of the patch set "mb/supermicro/x11-lga1151: Rewrite pad config using intelp2m":
CB:42916 - 1/4 Decode raw register values CB:42917 - 2/4 Exclude fields for PAD_CFG CB:42918 - 3/4 Fixes some field macro CB:35679 - 4/4 Convert field macros to PAD_CFG
Tested with BUILD_TIMELESS=1, Supermicro X11SSH-TF and X11SSM-F, remains identical.
Change-Id: Idad7536854d4b1ae7dcf7934e81de438478fe059 Signed-off-by: Maxim Polyakov max.senia.poliak@gmail.com --- M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h 2 files changed, 418 insertions(+), 1,306 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/79/35679/16
Michael Niewöhner has submitted this change. ( https://review.coreboot.org/c/coreboot/+/35679 )
Change subject: supermicro/x11-lga1151/gpio: 4/4 Convert field macros to PAD_CFG ......................................................................
supermicro/x11-lga1151/gpio: 4/4 Convert field macros to PAD_CFG
Converts bit field macros to target PAD_CFG_*() macros, which were hidden in the comments. To do this, the following command was used:
./intelp2m -n -t 1 -p snr -file ../../src/mainboard/supermicro/ x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h
./intelp2m -n -t 1 -p snr -file ../../src/mainboard/supermicro/ x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h
This is part of the patch set "mb/supermicro/x11-lga1151: Rewrite pad config using intelp2m":
CB:42916 - 1/4 Decode raw register values CB:42917 - 2/4 Exclude fields for PAD_CFG CB:42918 - 3/4 Fixes some field macro CB:35679 - 4/4 Convert field macros to PAD_CFG
Tested with BUILD_TIMELESS=1, Supermicro X11SSH-TF and X11SSM-F, remains identical.
Change-Id: Idad7536854d4b1ae7dcf7934e81de438478fe059 Signed-off-by: Maxim Polyakov max.senia.poliak@gmail.com Reviewed-on: https://review.coreboot.org/c/coreboot/+/35679 Reviewed-by: Michael Niewöhner Tested-by: build bot (Jenkins) no-reply@coreboot.org --- M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h M src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h 2 files changed, 418 insertions(+), 1,306 deletions(-)
Approvals: build bot (Jenkins): Verified Michael Niewöhner: Looks good to me, approved
diff --git a/src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h b/src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h index 3034395..3c5b265 100644 --- a/src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h +++ b/src/mainboard/supermicro/x11-lga1151-series/variants/x11ssh-tf/include/variant/gpio.h @@ -9,1007 +9,609 @@ /* Pad configuration was generated automatically using intelp2m utility. */ static const struct pad_config gpio_table[] = { /* GPP_A0 - RCIN# */ - /* PAD_CFG_NF(GPP_A0, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A0, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A0, NONE, DEEP, NF1),
/* GPP_A1 - LAD0 */ - /* PAD_CFG_NF(GPP_A1, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A1, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A1, NONE, DEEP, NF1),
/* GPP_A2 - LAD1 */ - /* PAD_CFG_NF(GPP_A2, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A2, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A2, NONE, DEEP, NF1),
/* GPP_A3 - LAD2 */ - /* PAD_CFG_NF(GPP_A3, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A3, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A3, NONE, DEEP, NF1),
/* GPP_A4 - LAD3 */ - /* PAD_CFG_NF(GPP_A4, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A4, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A4, NONE, DEEP, NF1),
/* GPP_A5 - LFRAME# */ - /* PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A5, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1),
/* GPP_A6 - SERIRQ */ - /* PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A6, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1),
/* GPP_A7 - PIRQA# */ - /* PAD_CFG_NF(GPP_A7, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A7, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A7, NONE, DEEP, NF1),
/* GPP_A8 - CLKRUN# */ - /* PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A8, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1),
/* GPP_A9 - CLKOUT_LPC0 */ - /* PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A9, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1),
/* GPP_A10 - CLKOUT_LPC1 */ - /* PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A10, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1),
/* GPP_A11 - PME# */ - /* PAD_CFG_NF(GPP_A11, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A11, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A11, NONE, DEEP, NF1),
/* GPP_A12 - GPIO */ - /* PAD_CFG_GPO(GPP_A12, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_A12, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_A12, 1, PLTRST),
/* GPP_A13 - SUSWARN# */ - /* PAD_CFG_NF(GPP_A13, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A13, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A13, NONE, DEEP, NF1),
/* GPP_A14 - SUS_STAT# */ - /* PAD_CFG_NF(GPP_A14, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A14, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A14, NONE, DEEP, NF1),
/* GPP_A15 - SUS_ACK# */ - /* PAD_CFG_NF(GPP_A15, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A15, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A15, NONE, DEEP, NF1),
/* GPP_A16 - CLKOUT_48 */ - /* PAD_CFG_NF(GPP_A16, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A16, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A16, NONE, DEEP, NF1),
/* GPP_A17 - GPIO */ - /* PAD_NC(GPP_A17, NONE), */ - _PAD_CFG_STRUCT(GPP_A17, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_A17, NONE),
/* GPP_A18 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_A18, NONE, PLTRST, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_A18, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_A18, NONE, PLTRST, OFF, ACPI),
/* GPP_A19 - RESERVED */
/* GPP_A20 - GPIO */ - /* PAD_NC(GPP_A20, NONE), */ - _PAD_CFG_STRUCT(GPP_A20, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_A20, NONE),
/* GPP_A21 - GPIO */ - /* PAD_NC(GPP_A21, NONE), */ - _PAD_CFG_STRUCT(GPP_A21, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_A21, NONE),
/* GPP_A22 - GPIO */ - /* PAD_NC(GPP_A22, NONE), */ - _PAD_CFG_STRUCT(GPP_A22, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_A22, NONE),
/* GPP_A23 - GPIO */ - /* PAD_NC(GPP_A23, NONE), */ - _PAD_CFG_STRUCT(GPP_A23, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_A23, NONE),
/* GPP_B0 - GPIO */ - /* PAD_CFG_GPO(GPP_B0, 1, DEEP), */ - _PAD_CFG_STRUCT(GPP_B0, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_B0, 1, DEEP),
/* GPP_B1 - GPIO */ - /* PAD_CFG_GPO(GPP_B1, 1, DEEP), */ - _PAD_CFG_STRUCT(GPP_B1, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_B1, 1, DEEP),
/* GPP_B2 - GPIO */ - /* PAD_NC(GPP_B2, NONE), */ - _PAD_CFG_STRUCT(GPP_B2, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B2, NONE),
/* GPP_B3 - GPIO */ - /* PAD_NC(GPP_B3, NONE), */ - _PAD_CFG_STRUCT(GPP_B3, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B3, NONE),
/* GPP_B4 - GPIO */ - /* PAD_NC(GPP_B4, NONE), */ - _PAD_CFG_STRUCT(GPP_B4, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B4, NONE),
/* GPP_B5 - GPIO */ - /* PAD_NC(GPP_B5, NONE), */ - _PAD_CFG_STRUCT(GPP_B5, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B5, NONE),
/* GPP_B6 - GPIO */ - /* PAD_NC(GPP_B6, NONE), */ - _PAD_CFG_STRUCT(GPP_B6, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B6, NONE),
/* GPP_B7 - GPIO */ - /* PAD_NC(GPP_B7, NONE), */ - _PAD_CFG_STRUCT(GPP_B7, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B7, NONE),
/* GPP_B8 - GPIO */ - /* PAD_NC(GPP_B8, NONE), */ - _PAD_CFG_STRUCT(GPP_B8, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B8, NONE),
/* GPP_B9 - GPIO */ - /* PAD_NC(GPP_B9, NONE), */ - _PAD_CFG_STRUCT(GPP_B9, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B9, NONE),
/* GPP_B10 - GPIO */ - /* PAD_NC(GPP_B10, NONE), */ - _PAD_CFG_STRUCT(GPP_B10, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B10, NONE),
/* GPP_B11 - GPIO */ - /* PAD_CFG_GPO(GPP_B11, 0, DEEP), */ - _PAD_CFG_STRUCT(GPP_B11, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0), + PAD_CFG_GPO(GPP_B11, 0, DEEP),
/* GPP_B12 - SLP_S0# */ - /* PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_B12, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1),
/* GPP_B13 - PLTRST# */ - /* PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_B13, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1),
/* GPP_B14 - SPKR */ - /* PAD_CFG_NF(GPP_B14, NONE, PLTRST, NF1), */ - _PAD_CFG_STRUCT(GPP_B14, - PAD_FUNC(NF1) | PAD_RESET(PLTRST), 0), + PAD_CFG_NF(GPP_B14, NONE, PLTRST, NF1),
/* GPP_B15 - GPIO */ - /* PAD_NC(GPP_B15, NONE), */ - _PAD_CFG_STRUCT(GPP_B15, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B15, NONE),
/* GPP_B16 - GPIO */ - /* PAD_NC(GPP_B16, NONE), */ - _PAD_CFG_STRUCT(GPP_B16, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B16, NONE),
/* GPP_B17 - GPIO */ - /* PAD_NC(GPP_B17, NONE), */ - _PAD_CFG_STRUCT(GPP_B17, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B17, NONE),
/* GPP_B18 - GPIO */ - /* PAD_NC(GPP_B18, NONE), */ - _PAD_CFG_STRUCT(GPP_B18, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B18, NONE),
/* GPP_B19 - GPIO */ - /* PAD_NC(GPP_B19, NONE), */ - _PAD_CFG_STRUCT(GPP_B19, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B19, NONE),
/* GPP_B20 - GPIO */ - /* PAD_CFG_GPO(GPP_B20, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_B20, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_B20, 1, PLTRST),
/* GPP_B21 - GPIO */ - /* PAD_NC(GPP_B21, NONE), */ - _PAD_CFG_STRUCT(GPP_B21, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B21, NONE),
/* GPP_B22 - GPIO */ - /* PAD_NC(GPP_B22, NONE), */ - _PAD_CFG_STRUCT(GPP_B22, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B22, NONE),
/* GPP_B23 - PCHHOT# */ - /* PAD_CFG_NF(GPP_B23, NONE, DEEP, NF2), */ - _PAD_CFG_STRUCT(GPP_B23, - PAD_FUNC(NF2) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_B23, NONE, DEEP, NF2),
/* GPP_C0 - RESERVED */
/* GPP_C1 - RESERVED */
/* GPP_C2 - GPIO */ - /* PAD_NC(GPP_C2, NONE), */ - _PAD_CFG_STRUCT(GPP_C2, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C2, NONE),
/* GPP_C3 - RESERVED */
/* GPP_C4 - RESERVED */
/* GPP_C5 - GPIO */ - /* PAD_CFG_GPO(GPP_C5, 1, DEEP), */ - _PAD_CFG_STRUCT(GPP_C5, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_C5, 1, DEEP),
/* GPP_C6 - RESERVED */
/* GPP_C7 - RESERVED */
/* GPP_C8 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_C8, NONE, PLTRST, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_C8, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_C8, NONE, PLTRST, OFF, ACPI),
/* GPP_C9 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_C9, NONE, PLTRST, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_C9, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_C9, NONE, PLTRST, OFF, ACPI),
/* GPP_C10 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_C10, NONE, PLTRST, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_C10, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_C10, NONE, PLTRST, OFF, ACPI),
/* GPP_C11 - GPIO */ - /* PAD_NC(GPP_C11, NONE), */ - _PAD_CFG_STRUCT(GPP_C11, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C11, NONE),
/* GPP_C12 - GPIO */ - /* PAD_NC(GPP_C12, NONE), */ - _PAD_CFG_STRUCT(GPP_C12, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C12, NONE),
/* GPP_C13 - GPIO */ - /* PAD_NC(GPP_C13, NONE), */ - _PAD_CFG_STRUCT(GPP_C13, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C13, NONE),
/* GPP_C14 - GPIO */ - /* PAD_NC(GPP_C14, NONE), */ - _PAD_CFG_STRUCT(GPP_C14, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C14, NONE),
/* GPP_C15 - GPIO */ - /* PAD_NC(GPP_C15, NONE), */ - _PAD_CFG_STRUCT(GPP_C15, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C15, NONE),
/* GPP_C16 - GPIO */ - /* PAD_NC(GPP_C16, NONE), */ - _PAD_CFG_STRUCT(GPP_C16, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C16, NONE),
/* GPP_C17 - GPIO */ - /* PAD_NC(GPP_C17, NONE), */ - _PAD_CFG_STRUCT(GPP_C17, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C17, NONE),
/* GPP_C18 - GPIO */ - /* PAD_NC(GPP_C18, NONE), */ - _PAD_CFG_STRUCT(GPP_C18, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C18, NONE),
/* GPP_C19 - GPIO */ - /* PAD_NC(GPP_C19, NONE), */ - _PAD_CFG_STRUCT(GPP_C19, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C19, NONE),
/* GPP_C20 - GPIO */ - /* PAD_NC(GPP_C20, NONE), */ - _PAD_CFG_STRUCT(GPP_C20, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C20, NONE),
/* GPP_C21 - GPIO */ - /* PAD_NC(GPP_C21, NONE), */ - _PAD_CFG_STRUCT(GPP_C21, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C21, NONE),
/* GPP_C22 - GPIO */ - /* PAD_CFG_GPI_ACPI_SMI(GPP_C22, 20K_PU, DEEP, NONE), */ - _PAD_CFG_STRUCT(GPP_C22, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(EDGE_SINGLE) | PAD_IRQ_ROUTE(SMI) | PAD_BUF(TX_DISABLE), - PAD_PULL(20K_PU)), + PAD_CFG_GPI_ACPI_SMI(GPP_C22, 20K_PU, DEEP, NONE),
/* GPP_C23 - GPIO */ - /* PAD_NC(GPP_C23, NONE), */ - _PAD_CFG_STRUCT(GPP_C23, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C23, NONE),
/* GPP_D0 - GPIO */ - /* PAD_NC(GPP_D0, NONE), */ - _PAD_CFG_STRUCT(GPP_D0, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D0, NONE),
/* GPP_D1 - GPIO */ - /* PAD_CFG_GPO(GPP_D1, 1, DEEP), */ - _PAD_CFG_STRUCT(GPP_D1, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_D1, 1, DEEP),
/* GPP_D2 - GPIO */ - /* PAD_CFG_GPI_NMI(GPP_D2, 20K_PU, DEEP, EDGE_SINGLE, NONE), */ - _PAD_CFG_STRUCT(GPP_D2, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(EDGE_SINGLE) | PAD_IRQ_ROUTE(NMI) | PAD_BUF(TX_DISABLE), - PAD_PULL(20K_PU)), + PAD_CFG_GPI_NMI(GPP_D2, 20K_PU, DEEP, EDGE_SINGLE, NONE),
/* GPP_D3 - GPIO */ - /* PAD_NC(GPP_D3, NONE), */ - _PAD_CFG_STRUCT(GPP_D3, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D3, NONE),
/* GPP_D4 - GPIO */ - /* PAD_CFG_GPO(GPP_D4, 0, PLTRST), */ - _PAD_CFG_STRUCT(GPP_D4, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0), + PAD_CFG_GPO(GPP_D4, 0, PLTRST),
/* GPP_D5 - GPIO */ - /* PAD_NC(GPP_D5, NONE), */ - _PAD_CFG_STRUCT(GPP_D5, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D5, NONE),
/* GPP_D6 - GPIO */ - /* PAD_NC(GPP_D6, NONE), */ - _PAD_CFG_STRUCT(GPP_D6, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D6, NONE),
/* GPP_D7 - GPIO */ - /* PAD_NC(GPP_D7, NONE), */ - _PAD_CFG_STRUCT(GPP_D7, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D7, NONE),
/* GPP_D8 - GPIO */ - /* PAD_NC(GPP_D8, NONE), */ - _PAD_CFG_STRUCT(GPP_D8, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D8, NONE),
/* GPP_D9 - GPIO */ - /* PAD_NC(GPP_D9, NONE), */ - _PAD_CFG_STRUCT(GPP_D9, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D9, NONE),
/* GPP_D10 - GPIO */ - /* PAD_NC(GPP_D10, NONE), */ - _PAD_CFG_STRUCT(GPP_D10, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D10, NONE),
/* GPP_D11 - GPIO */ - /* PAD_NC(GPP_D11, NONE), */ - _PAD_CFG_STRUCT(GPP_D11, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D11, NONE),
/* GPP_D12 - GPIO */ - /* PAD_NC(GPP_D12, NONE), */ - _PAD_CFG_STRUCT(GPP_D12, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D12, NONE),
/* GPP_D13 - GPIO */ - /* PAD_NC(GPP_D13, NONE), */ - _PAD_CFG_STRUCT(GPP_D13, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D13, NONE),
/* GPP_D14 - GPIO */ - /* PAD_NC(GPP_D14, NONE), */ - _PAD_CFG_STRUCT(GPP_D14, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D14, NONE),
/* GPP_D15 - GPIO */ - /* PAD_NC(GPP_D15, NONE), */ - _PAD_CFG_STRUCT(GPP_D15, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D15, NONE),
/* GPP_D16 - GPIO */ - /* PAD_NC(GPP_D16, NONE), */ - _PAD_CFG_STRUCT(GPP_D16, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D16, NONE),
/* GPP_D17 - GPIO */ - /* PAD_NC(GPP_D17, NONE), */ - _PAD_CFG_STRUCT(GPP_D17, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D17, NONE),
/* GPP_D18 - GPIO */ - /* PAD_CFG_GPO(GPP_D18, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_D18, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_D18, 1, PLTRST),
/* GPP_D19 - GPIO */ - /* PAD_CFG_GPO(GPP_D19, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_D19, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_D19, 1, PLTRST),
/* GPP_D20 - GPIO */ - /* PAD_NC(GPP_D20, NONE), */ - _PAD_CFG_STRUCT(GPP_D20, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D20, NONE),
/* GPP_D21 - GPIO */ - /* PAD_CFG_GPO(GPP_D21, 0, DEEP), */ - _PAD_CFG_STRUCT(GPP_D21, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0), + PAD_CFG_GPO(GPP_D21, 0, DEEP),
/* GPP_D22 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_D22, NONE, RSMRST, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_D22, - PAD_FUNC(GPIO) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_D22, NONE, RSMRST, OFF, ACPI),
/* GPP_D23 - GPIO */ - /* PAD_NC(GPP_D23, NONE), */ - _PAD_CFG_STRUCT(GPP_D23, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D23, NONE),
/* GPP_E0 - SATAXPCIE0 */ - /* PAD_CFG_NF(GPP_E0, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_E0, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_E0, NONE, DEEP, NF1),
/* GPP_E1 - GPIO */ - /* PAD_NC(GPP_E1, NONE), */ - _PAD_CFG_STRUCT(GPP_E1, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_E1, NONE),
/* GPP_E2 - GPIO */ - /* PAD_NC(GPP_E2, NONE), */ - _PAD_CFG_STRUCT(GPP_E2, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_E2, NONE),
/* GPP_E3 - GPIO */ - /* PAD_NC(GPP_E3, NONE), */ - _PAD_CFG_STRUCT(GPP_E3, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_E3, NONE),
/* GPP_E4 - GPIO */ - /* PAD_NC(GPP_E4, NONE), */ - _PAD_CFG_STRUCT(GPP_E4, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_E4, NONE),
/* GPP_E5 - GPIO */ - /* PAD_NC(GPP_E5, NONE), */ - _PAD_CFG_STRUCT(GPP_E5, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_E5, NONE),
/* GPP_E6 - GPIO */ - /* PAD_CFG_GPI_NMI(GPP_E6, 20K_PU, PLTRST, EDGE_SINGLE, NONE), */ - _PAD_CFG_STRUCT(GPP_E6, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(EDGE_SINGLE) | PAD_IRQ_ROUTE(NMI) | PAD_BUF(TX_DISABLE), - PAD_PULL(20K_PU)), + PAD_CFG_GPI_NMI(GPP_E6, 20K_PU, PLTRST, EDGE_SINGLE, NONE),
/* GPP_E7 - GPIO */ - /* PAD_NC(GPP_E7, NONE), */ - _PAD_CFG_STRUCT(GPP_E7, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_E7, NONE),
/* GPP_E8 - SATA_LED# */ - /* PAD_CFG_NF(GPP_E8, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_E8, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_E8, NONE, DEEP, NF1),
/* GPP_E9 - USB_OC0# */ - /* PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_E9, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1),
/* GPP_E10 - USB_OC1# */ - /* PAD_CFG_NF(GPP_E10, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_E10, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_E10, NONE, DEEP, NF1),
/* GPP_E11 - USB_OC2# */ - /* PAD_CFG_NF(GPP_E11, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_E11, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_E11, NONE, DEEP, NF1),
/* GPP_E12 - USB_OC3# */ - /* PAD_CFG_NF(GPP_E12, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_E12, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_E12, NONE, DEEP, NF1),
/* GPP_F0 - GPIO */ - /* PAD_NC(GPP_F0, NONE), */ - _PAD_CFG_STRUCT(GPP_F0, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F0, NONE),
/* GPP_F1 - GPIO */ - /* PAD_NC(GPP_F1, NONE), */ - _PAD_CFG_STRUCT(GPP_F1, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F1, NONE),
/* GPP_F2 - GPIO */ - /* PAD_NC(GPP_F2, NONE), */ - _PAD_CFG_STRUCT(GPP_F2, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F2, NONE),
/* GPP_F3 - GPIO */ - /* PAD_NC(GPP_F3, NONE), */ - _PAD_CFG_STRUCT(GPP_F3, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F3, NONE),
/* GPP_F4 - GPIO */ - /* PAD_NC(GPP_F4, NONE), */ - _PAD_CFG_STRUCT(GPP_F4, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F4, NONE),
/* GPP_F5 - GPIO */ - /* PAD_CFG_GPI_APIC(GPP_F5, NONE, PLTRST), */ - _PAD_CFG_STRUCT(GPP_F5, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_IRQ_ROUTE(IOAPIC) | PAD_TRIG(LEVEL) | - PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_APIC(GPP_F5, NONE, PLTRST),
/* GPP_F6 - GPIO */ - /* PAD_CFG_GPO(GPP_F6, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_F6, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_F6, 1, PLTRST),
/* GPP_F7 - GPIO */ - /* PAD_CFG_GPO(GPP_F7, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_F7, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_F7, 1, PLTRST),
/* GPP_F8 - GPIO */ - /* PAD_CFG_GPO(GPP_F8, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_F8, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_F8, 1, PLTRST),
/* GPP_F9 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_F9, NONE, PLTRST, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_F9, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_F9, NONE, PLTRST, OFF, ACPI),
/* GPP_F10 - SATA_SCLOCK */ - /* PAD_CFG_NF(GPP_F10, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_F10, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_F10, NONE, DEEP, NF1),
/* GPP_F11 - SATA_SLOAD */ - /* PAD_CFG_NF(GPP_F11, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_F11, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_F11, NONE, DEEP, NF1),
/* GPP_F12 - SATA_SDATAOUT1 */ - /* PAD_CFG_NF(GPP_F12, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_F12, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_F12, NONE, DEEP, NF1),
/* GPP_F13 - SATA_SDATAOUT2 */ - /* PAD_CFG_NF(GPP_F13, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_F13, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_F13, NONE, DEEP, NF1),
/* GPP_F14 - GPIO */ - /* PAD_NC(GPP_F14, NONE), */ - _PAD_CFG_STRUCT(GPP_F14, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F14, NONE),
/* GPP_F15 - USB_OC4# */ - /* PAD_CFG_NF(GPP_F15, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_F15, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_F15, NONE, DEEP, NF1),
/* GPP_F16 - USB_OC5# */ - /* PAD_CFG_NF(GPP_F16, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_F16, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_F16, NONE, DEEP, NF1),
/* GPP_F17 - GPIO */ - /* PAD_NC(GPP_F17, NONE), */ - _PAD_CFG_STRUCT(GPP_F17, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F17, NONE),
/* GPP_F18 - GPIO */ - /* PAD_NC(GPP_F18, NONE), */ - _PAD_CFG_STRUCT(GPP_F18, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F18, NONE),
/* GPP_F19 - GPIO */ - /* PAD_NC(GPP_F19, NONE), */ - _PAD_CFG_STRUCT(GPP_F19, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F19, NONE),
/* GPP_F20 - GPIO */ - /* PAD_NC(GPP_F20, NONE), */ - _PAD_CFG_STRUCT(GPP_F20, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F20, NONE),
/* GPP_F21 - GPIO */ - /* PAD_NC(GPP_F21, NONE), */ - _PAD_CFG_STRUCT(GPP_F21, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F21, NONE),
/* GPP_F22 - GPIO */ - /* PAD_NC(GPP_F22, NONE), */ - _PAD_CFG_STRUCT(GPP_F22, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F22, NONE),
/* GPP_F23 - GPIO */ - /* PAD_CFG_GPO(GPP_F23, 0, RSMRST), */ - _PAD_CFG_STRUCT(GPP_F23, - PAD_FUNC(GPIO) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0), + PAD_CFG_GPO(GPP_F23, 0, RSMRST),
/* GPP_G0 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G0, NONE, DEEP, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_G0, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_G0, NONE, DEEP, OFF, ACPI),
/* GPP_G1 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G1, NONE, DEEP, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_G1, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_G1, NONE, DEEP, OFF, ACPI),
/* GPP_G2 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G2, NONE, DEEP, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_G2, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_G2, NONE, DEEP, OFF, ACPI),
/* GPP_G3 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G3, NONE, DEEP, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_G3, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_G3, NONE, DEEP, OFF, ACPI),
/* GPP_G4 - GPIO */ - /* PAD_NC(GPP_G4, NONE), */ - _PAD_CFG_STRUCT(GPP_G4, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G4, NONE),
/* GPP_G5 - GPIO */ - /* PAD_NC(GPP_G5, NONE), */ - _PAD_CFG_STRUCT(GPP_G5, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G5, NONE),
/* GPP_G6 - GPIO */ - /* PAD_NC(GPP_G6, NONE), */ - _PAD_CFG_STRUCT(GPP_G6, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G6, NONE),
/* GPP_G7 - GPIO */ - /* PAD_NC(GPP_G7, NONE), */ - _PAD_CFG_STRUCT(GPP_G7, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G7, NONE),
/* GPP_G8 - GPIO */ - /* PAD_NC(GPP_G8, NONE), */ - _PAD_CFG_STRUCT(GPP_G8, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G8, NONE),
/* GPP_G9 - GPIO */ - /* PAD_NC(GPP_G9, NONE), */ - _PAD_CFG_STRUCT(GPP_G9, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G9, NONE),
/* GPP_G10 - GPIO */ - /* PAD_NC(GPP_G10, NONE), */ - _PAD_CFG_STRUCT(GPP_G10, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G10, NONE),
/* GPP_G11 - GPIO */ - /* PAD_NC(GPP_G11, NONE), */ - _PAD_CFG_STRUCT(GPP_G11, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G11, NONE),
/* GPP_G12 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G12, NONE, PLTRST, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_G12, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_G12, NONE, PLTRST, OFF, ACPI),
/* GPP_G13 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G13, NONE, PLTRST, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_G13, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_G13, NONE, PLTRST, OFF, ACPI),
/* GPP_G14 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G14, NONE, PLTRST, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_G14, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_G14, NONE, PLTRST, OFF, ACPI),
/* GPP_G15 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G15, NONE, PLTRST, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_G15, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_G15, NONE, PLTRST, OFF, ACPI),
/* GPP_G16 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G16, NONE, PLTRST, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_G16, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_G16, NONE, PLTRST, OFF, ACPI),
/* GPP_G17 - GPIO */ - /* PAD_NC(GPP_G17, NONE), */ - _PAD_CFG_STRUCT(GPP_G17, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G17, NONE),
/* GPP_G18 - NMI# */ - /* PAD_CFG_NF(GPP_G18, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_G18, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_G18, NONE, DEEP, NF1),
/* GPP_G19 - SMI# */ - /* PAD_CFG_NF(GPP_G19, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_G19, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_G19, NONE, DEEP, NF1),
/* GPP_G20 - GPIO */ - /* PAD_NC(GPP_G20, NONE), */ - _PAD_CFG_STRUCT(GPP_G20, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G20, NONE),
/* GPP_G21 - GPIO */ - /* PAD_NC(GPP_G21, NONE), */ - _PAD_CFG_STRUCT(GPP_G21, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G21, NONE),
/* GPP_G22 - GPIO */ - /* PAD_NC(GPP_G22, NONE), */ - _PAD_CFG_STRUCT(GPP_G22, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G22, NONE),
/* GPP_G23 - GPIO */ - /* PAD_NC(GPP_G23, NONE), */ - _PAD_CFG_STRUCT(GPP_G23, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G23, NONE),
/* GPP_H0 - GPIO */ - /* PAD_CFG_GPO(GPP_H0, 1, DEEP), */ - _PAD_CFG_STRUCT(GPP_H0, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_H0, 1, DEEP),
/* GPP_H1 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_H1, NONE, PLTRST, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_H1, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_H1, NONE, PLTRST, OFF, ACPI),
/* GPP_H2 - GPIO */ - /* PAD_CFG_GPO(GPP_H2, 1, DEEP), */ - _PAD_CFG_STRUCT(GPP_H2, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_H2, 1, DEEP),
/* GPP_H3 - SRCCLKREQ9# */ - /* PAD_CFG_NF(GPP_H3, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_H3, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_H3, NONE, DEEP, NF1),
/* GPP_H4 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_H4, NONE, PLTRST, OFF, ACPI), */ - _PAD_CFG_STRUCT(GPP_H4, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_TRIG_OWN(GPP_H4, NONE, PLTRST, OFF, ACPI),
/* GPP_H5 - GPIO */ - /* PAD_CFG_GPO(GPP_H5, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_H5, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_H5, 1, PLTRST),
/* GPP_H6 - GPIO */ - /* PAD_CFG_GPO(GPP_H6, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_H6, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_H6, 1, PLTRST),
/* GPP_H7 - GPIO */ - /* PAD_CFG_GPO(GPP_H7, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_H7, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_H7, 1, PLTRST),
/* GPP_H8 - GPIO */ - /* PAD_CFG_GPO(GPP_H8, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_H8, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_H8, 1, PLTRST),
/* GPP_H9 - GPIO */ - /* PAD_CFG_GPO(GPP_H9, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_H9, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_H9, 1, PLTRST),
/* GPP_H10 - SML2CLK */ - /* PAD_CFG_NF(GPP_H10, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_H10, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_H10, NONE, DEEP, NF1),
/* GPP_H11 - SML2DATA */ - /* PAD_CFG_NF(GPP_H11, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_H11, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_H11, NONE, DEEP, NF1),
/* GPP_H12 - GPIO */ - /* PAD_NC(GPP_H12, NONE), */ - _PAD_CFG_STRUCT(GPP_H12, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_H12, NONE),
/* GPP_H13 - SML3CLK */ - /* PAD_CFG_NF(GPP_H13, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_H13, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_H13, NONE, DEEP, NF1),
/* GPP_H14 - SML3DATA */ - /* PAD_CFG_NF(GPP_H14, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_H14, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_H14, NONE, DEEP, NF1),
/* GPP_H15 - GPIO */ - /* PAD_NC(GPP_H15, NONE), */ - _PAD_CFG_STRUCT(GPP_H15, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_H15, NONE),
/* GPP_H16 - SML4CLK */ - /* PAD_CFG_NF(GPP_H16, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_H16, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_H16, NONE, DEEP, NF1),
/* GPP_H17 - SML4DATA */ - /* PAD_CFG_NF(GPP_H17, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_H17, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_H17, NONE, DEEP, NF1),
/* GPP_H18 - GPIO */ - /* PAD_NC(GPP_H18, NONE), */ - _PAD_CFG_STRUCT(GPP_H18, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_H18, NONE),
/* GPP_H19 - GPIO */ - /* PAD_CFG_GPO(GPP_H19, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_H19, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_H19, 1, PLTRST),
/* GPP_H20 - GPIO */ - /* PAD_CFG_GPO(GPP_H20, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_H20, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_H20, 1, PLTRST),
/* GPP_H21 - GPIO */ - /* PAD_CFG_GPO(GPP_H21, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_H21, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_H21, 1, PLTRST),
/* GPP_H22 - GPIO */ - /* PAD_CFG_GPO(GPP_H22, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_H22, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_H22, 1, PLTRST),
/* GPP_H23 - GPIO */ - /* PAD_CFG_GPO(GPP_H23, 1, PLTRST), */ - _PAD_CFG_STRUCT(GPP_H23, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, 0), + PAD_CFG_GPO(GPP_H23, 1, PLTRST),
/* GPD0 - GPIO */ - /* PAD_NC(GPD0, NONE), */ - _PAD_CFG_STRUCT(GPD0, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPD0, NONE),
/* GPD1 - GPIO */ - /* PAD_NC(GPD1, NONE), */ - _PAD_CFG_STRUCT(GPD1, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPD1, NONE),
/* GPD2 - LAN_WAKE# */ - /* PAD_CFG_NF(GPD2, NONE, PWROK, NF1), */ - _PAD_CFG_STRUCT(GPD2, - PAD_FUNC(NF1), 0), + PAD_CFG_NF(GPD2, NONE, PWROK, NF1),
/* GPD3 - PWRBTN# */ - /* PAD_CFG_NF(GPD3, NONE, PWROK, NF1), */ - _PAD_CFG_STRUCT(GPD3, - PAD_FUNC(NF1), 0), + PAD_CFG_NF(GPD3, NONE, PWROK, NF1),
/* GPD4 - SLP_S3# */ - /* PAD_CFG_NF(GPD4, NONE, PWROK, NF1), */ - _PAD_CFG_STRUCT(GPD4, - PAD_FUNC(NF1), 0), + PAD_CFG_NF(GPD4, NONE, PWROK, NF1),
/* GPD5 - SLP_S4# */ - /* PAD_CFG_NF(GPD5, NONE, PWROK, NF1), */ - _PAD_CFG_STRUCT(GPD5, - PAD_FUNC(NF1), 0), + PAD_CFG_NF(GPD5, NONE, PWROK, NF1),
/* GPD6 - SLP_A# */ - /* PAD_CFG_NF(GPD6, NONE, PWROK, NF1), */ - _PAD_CFG_STRUCT(GPD6, - PAD_FUNC(NF1), 0), + PAD_CFG_NF(GPD6, NONE, PWROK, NF1),
/* GPD7 - GPIO */ - /* PAD_NC(GPD7, NONE), */ - _PAD_CFG_STRUCT(GPD7, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPD7, NONE),
/* GPD8 - SUSCLK */ - /* PAD_CFG_NF(GPD8, NONE, PWROK, NF1), */ - _PAD_CFG_STRUCT(GPD8, - PAD_FUNC(NF1), 0), + PAD_CFG_NF(GPD8, NONE, PWROK, NF1),
/* GPD9 - GPIO */ - /* PAD_NC(GPD9, NONE), */ - _PAD_CFG_STRUCT(GPD9, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPD9, NONE),
/* GPD10 - GPIO */ - /* PAD_NC(GPD10, NONE), */ - _PAD_CFG_STRUCT(GPD10, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPD10, NONE),
/* GPD11 - GPIO */ - /* PAD_NC(GPD11, NONE), */ - _PAD_CFG_STRUCT(GPD11, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPD11, NONE),
/* GPP_I0 - DDPB_HPD0 */ - /* PAD_CFG_NF(GPP_I0, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I0, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I0, NONE, DEEP, NF1),
/* GPP_I1 - DDPC_HPD1 */ - /* PAD_CFG_NF(GPP_I1, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I1, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I1, NONE, DEEP, NF1),
/* GPP_I2 - DDPD_HPD2 */ - /* PAD_CFG_NF(GPP_I2, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I2, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I2, NONE, DEEP, NF1),
/* GPP_I3 - DDPE_HPD3 */ - /* PAD_CFG_NF(GPP_I3, NONE, PLTRST, NF1), */ - _PAD_CFG_STRUCT(GPP_I3, - PAD_FUNC(NF1) | PAD_RESET(PLTRST), 0), + PAD_CFG_NF(GPP_I3, NONE, PLTRST, NF1),
/* GPP_I4 - GPIO */ - /* PAD_NC(GPP_I4, NONE), */ - _PAD_CFG_STRUCT(GPP_I4, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_I4, NONE),
/* GPP_I5 - DDPB_CTRLCLK */ - /* PAD_CFG_NF(GPP_I5, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I5, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I5, NONE, DEEP, NF1),
/* GPP_I6 - DDPB_CTRLDATA */ - /* PAD_CFG_NF(GPP_I6, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I6, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I6, NONE, DEEP, NF1),
/* GPP_I7 - DDPC_CTRLCLK */ - /* PAD_CFG_NF(GPP_I7, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I7, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I7, NONE, DEEP, NF1),
/* GPP_I8 - DDPC_CTRLDATA */ - /* PAD_CFG_NF(GPP_I8, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I8, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I8, NONE, DEEP, NF1),
/* GPP_I9 - DDPD_CTRLCLK */ - /* PAD_CFG_NF(GPP_I9, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I9, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I9, NONE, DEEP, NF1),
/* GPP_I10 - DDPD_CTRLDATA */ - /* PAD_CFG_NF(GPP_I10, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I10, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I10, NONE, DEEP, NF1), };
@@ -1019,49 +621,31 @@ /* LPC */
/* GPP_A1 - LAD0 */ - /* PAD_CFG_NF(GPP_A1, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A1, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A1, NONE, DEEP, NF1),
/* GPP_A2 - LAD1 */ - /* PAD_CFG_NF(GPP_A2, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A2, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A2, NONE, DEEP, NF1),
/* GPP_A3 - LAD2 */ - /* PAD_CFG_NF(GPP_A3, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A3, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A3, NONE, DEEP, NF1),
/* GPP_A4 - LAD3 */ - /* PAD_CFG_NF(GPP_A4, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A4, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A4, NONE, DEEP, NF1),
/* GPP_A5 - LFRAME# */ - /* PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A5, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1),
/* GPP_A6 - SERIRQ */ - /* PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A6, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1),
/* GPP_A8 - CLKRUN# */ - /* PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A8, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1),
/* GPP_A9 - CLKOUT_LPC0 */ - /* PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A9, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1),
/* GPP_A10 - CLKOUT_LPC1 */ - /* PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A10, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1), };
#endif /* _GPIO_X11SSH_TF_H */ diff --git a/src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h b/src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h index 4c84d17..1236e65 100644 --- a/src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h +++ b/src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/include/variant/gpio.h @@ -11,1087 +11,633 @@ /* GPIO Group GPP_A */
/* GPP_A0 - RCIN# */ - /* PAD_CFG_NF(GPP_A0, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A0, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A0, NONE, DEEP, NF1),
/* GPP_A1 - LAD0 */ - /* PAD_CFG_NF(GPP_A1, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A1, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A1, NONE, DEEP, NF1),
/* GPP_A2 - LAD1 */ - /* PAD_CFG_NF(GPP_A2, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A2, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A2, NONE, DEEP, NF1),
/* GPP_A3 - LAD2 */ - /* PAD_CFG_NF(GPP_A3, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A3, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A3, NONE, DEEP, NF1),
/* GPP_A4 - LAD3 */ - /* PAD_CFG_NF(GPP_A4, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A4, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A4, NONE, DEEP, NF1),
/* GPP_A5 - LFRAME# */ - /* PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A5, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1),
/* GPP_A6 - SERIRQ */ - /* PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A6, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1),
/* GPP_A7 - PIRQA# */ - /* PAD_CFG_NF(GPP_A7, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A7, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A7, NONE, DEEP, NF1),
/* GPP_A8 - CLKRUN# */ - /* PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A8, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1),
/* GPP_A9 - CLKOUT_LPC0 */ - /* PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A9, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1),
/* GPP_A10 - CLKOUT_LPC1 */ - /* PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A10, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1),
/* GPP_A11 - PME# */ - /* PAD_CFG_NF(GPP_A11, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A11, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A11, NONE, DEEP, NF1),
/* GPP_A12 - GPIO */ - /* PAD_NC(GPP_A12, NONE), */ - _PAD_CFG_STRUCT(GPP_A12, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_A12, NONE),
/* GPP_A13 - SUSWARN#/SUSPWRDNACK */ - /* PAD_CFG_NF(GPP_A13, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A13, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A13, NONE, DEEP, NF1),
/* GPP_A14 - SUS_STAT# */ - /* PAD_CFG_NF(GPP_A14, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A14, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A14, NONE, DEEP, NF1),
/* GPP_A15 - SUS_ACK# */ - /* PAD_CFG_NF(GPP_A15, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A15, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A15, NONE, DEEP, NF1),
/* GPP_A16 - CLKOUT_48 */ - /* PAD_CFG_NF(GPP_A16, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A16, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A16, NONE, DEEP, NF1),
/* GPP_A17 - GPIO */ - /* PAD_NC(GPP_A17, NONE), */ - _PAD_CFG_STRUCT(GPP_A17, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_A17, NONE),
/* GPP_A18 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_A18, NONE, PLTRST, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_A18, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_A18, NONE, PLTRST, OFF, DRIVER),
/* GPP_A19 - ISH_GP1 (RESERVED) */
/* GPP_A20 - GPIO */ - /* PAD_NC(GPP_A20, NONE), */ - _PAD_CFG_STRUCT(GPP_A20, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_A20, NONE),
/* GPP_A21 - GPIO */ - /* PAD_NC(GPP_A21, NONE), */ - _PAD_CFG_STRUCT(GPP_A21, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_A21, NONE),
/* GPP_A22 - GPIO */ - /* PAD_NC(GPP_A22, NONE), */ - _PAD_CFG_STRUCT(GPP_A22, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_A22, NONE),
/* GPP_A23 - GPIO */ - /* PAD_NC(GPP_A23, NONE), */ - _PAD_CFG_STRUCT(GPP_A23, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_A23, NONE),
/* GPIO Group GPP_B */
/* GPP_B0 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_B0, 1, DEEP, NONE), */ - _PAD_CFG_STRUCT(GPP_B0, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_B0, 1, DEEP, NONE),
/* GPP_B1 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_B1, 1, DEEP, NONE), */ - _PAD_CFG_STRUCT(GPP_B1, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_B1, 1, DEEP, NONE),
/* GPP_B2 - GPIO */ - /* PAD_NC(GPP_B2, NONE), */ - _PAD_CFG_STRUCT(GPP_B2, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B2, NONE),
/* GPP_B3 - GPIO */ - /* PAD_NC(GPP_B3, NONE), */ - _PAD_CFG_STRUCT(GPP_B3, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B3, NONE),
/* GPP_B4 - GPIO */ - /* PAD_NC(GPP_B4, NONE), */ - _PAD_CFG_STRUCT(GPP_B4, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B4, NONE),
/* GPP_B5 - GPIO */ - /* PAD_NC(GPP_B5, NONE), */ - _PAD_CFG_STRUCT(GPP_B5, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B5, NONE),
/* GPP_B6 - GPIO */ - /* PAD_NC(GPP_B6, NONE), */ - _PAD_CFG_STRUCT(GPP_B6, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B6, NONE),
/* GPP_B7 - GPIO */ - /* PAD_NC(GPP_B7, NONE), */ - _PAD_CFG_STRUCT(GPP_B7, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B7, NONE),
/* GPP_B8 - GPIO */ - /* PAD_NC(GPP_B8, NONE), */ - _PAD_CFG_STRUCT(GPP_B8, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B8, NONE),
/* GPP_B9 - GPIO */ - /* PAD_NC(GPP_B9, NONE), */ - _PAD_CFG_STRUCT(GPP_B9, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B9, NONE),
/* GPP_B10 - GPIO */ - /* PAD_NC(GPP_B10, NONE), */ - _PAD_CFG_STRUCT(GPP_B10, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B10, NONE),
/* GPP_B11 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_B11, 0, DEEP, NONE), */ - _PAD_CFG_STRUCT(GPP_B11, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_B11, 0, DEEP, NONE),
/* GPP_B12 - SLP_S0# */ - /* PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_B12, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1),
/* GPP_B13 - PLTRST# */ - /* PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_B13, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1),
/* GPP_B14 - SPKR */ - /* PAD_CFG_NF(GPP_B14, NONE, PLTRST, NF1), */ - _PAD_CFG_STRUCT(GPP_B14, - PAD_FUNC(NF1) | PAD_RESET(PLTRST), 0), + PAD_CFG_NF(GPP_B14, NONE, PLTRST, NF1),
/* GPP_B15 - GPIO */ - /* PAD_NC(GPP_B15, NONE), */ - _PAD_CFG_STRUCT(GPP_B15, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B15, NONE),
/* GPP_B16 - GPIO */ - /* PAD_NC(GPP_B16, NONE), */ - _PAD_CFG_STRUCT(GPP_B16, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B16, NONE),
/* GPP_B17 - GPIO */ - /* PAD_NC(GPP_B17, NONE), */ - _PAD_CFG_STRUCT(GPP_B17, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B17, NONE),
/* GPP_B18 - GPIO */ - /* PAD_NC(GPP_B18, NONE), */ - _PAD_CFG_STRUCT(GPP_B18, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B18, NONE),
/* GPP_B19 - GPIO */ - /* PAD_NC(GPP_B19, NONE), */ - _PAD_CFG_STRUCT(GPP_B19, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B19, NONE),
/* GPP_B20 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_B20, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_B20, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_B20, 1, PLTRST, NONE),
/* GPP_B21 - GPIO */ - /* PAD_NC(GPP_B21, NONE), */ - _PAD_CFG_STRUCT(GPP_B21, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B21, NONE),
/* GPP_B22 - GPIO */ - /* PAD_NC(GPP_B22, NONE), */ - _PAD_CFG_STRUCT(GPP_B22, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_B22, NONE),
/* GPP_B23 - PCHHOT# */ - /* PAD_CFG_NF(GPP_B23, NONE, DEEP, NF2), */ - _PAD_CFG_STRUCT(GPP_B23, - PAD_FUNC(NF2) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_B23, NONE, DEEP, NF2),
/* GPIO Group GPP_C */
/* GPP_C0 - SMBCLK (RESERVED) */ - /* PAD_CFG_NF(GPP_C0, NONE, DEEP, NF1), */ - //_PAD_CFG_STRUCT(GPP_C0, - // PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + // PAD_CFG_NF(GPP_C0, NONE, DEEP, NF1),
/* GPP_C1 - SMBDATA (RESERVED) */ - /* PAD_CFG_NF(GPP_C1, NONE, DEEP, NF1), */ - //_PAD_CFG_STRUCT(GPP_C1, - // PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + // PAD_CFG_NF(GPP_C1, NONE, DEEP, NF1),
/* GPP_C2 - GPIO */ - /* PAD_NC(GPP_C2, NONE), */ - _PAD_CFG_STRUCT(GPP_C2, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C2, NONE),
/* GPP_C3 - SML0CLK (RESERVED) */ - /* PAD_CFG_NF(GPP_C3, NONE, DEEP, NF1), */ - //_PAD_CFG_STRUCT(GPP_C3, - // PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + // PAD_CFG_NF(GPP_C3, NONE, DEEP, NF1),
/* GPP_C4 - SML0DATA (RESERVED) */ - /* PAD_CFG_NF(GPP_C4, NONE, DEEP, NF1), */ - //_PAD_CFG_STRUCT(GPP_C4, - // PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + // PAD_CFG_NF(GPP_C4, NONE, DEEP, NF1),
/* GPP_C5 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_C5, 1, DEEP, NONE), */ - _PAD_CFG_STRUCT(GPP_C5, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_C5, 1, DEEP, NONE),
/* GPP_C6 - SML1CLK (RESERVED) */ - /* PAD_CFG_NF(GPP_C6, NONE, DEEP, NF1), */ - //_PAD_CFG_STRUCT(GPP_C6, - // PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + // PAD_CFG_NF(GPP_C6, NONE, DEEP, NF1),
/* GPP_C7 - SML1DATA (RESERVED) */ - /* PAD_CFG_NF(GPP_C7, NONE, DEEP, NF1), */ - //_PAD_CFG_STRUCT(GPP_C7, - // PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + // PAD_CFG_NF(GPP_C7, NONE, DEEP, NF1),
/* GPP_C8 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_C8, NONE, PLTRST, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_C8, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_C8, NONE, PLTRST, OFF, DRIVER),
/* GPP_C9 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_C9, NONE, PLTRST, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_C9, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_C9, NONE, PLTRST, OFF, DRIVER),
/* GPP_C10 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_C10, NONE, PLTRST, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_C10, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_C10, NONE, PLTRST, OFF, DRIVER),
/* GPP_C11 - GPIO */ - /* PAD_NC(GPP_C11, NONE), */ - _PAD_CFG_STRUCT(GPP_C11, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C11, NONE),
/* GPP_C12 - GPIO */ - /* PAD_NC(GPP_C12, NONE), */ - _PAD_CFG_STRUCT(GPP_C12, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C12, NONE),
/* GPP_C13 - GPIO */ - /* PAD_NC(GPP_C13, NONE), */ - _PAD_CFG_STRUCT(GPP_C13, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C13, NONE),
/* GPP_C14 - GPIO */ - /* PAD_NC(GPP_C14, NONE), */ - _PAD_CFG_STRUCT(GPP_C14, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C14, NONE),
/* GPP_C15 - GPIO */ - /* PAD_NC(GPP_C15, NONE), */ - _PAD_CFG_STRUCT(GPP_C15, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C15, NONE),
/* GPP_C16 - GPIO */ - /* PAD_NC(GPP_C16, NONE), */ - _PAD_CFG_STRUCT(GPP_C16, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C16, NONE),
/* GPP_C17 - GPIO */ - /* PAD_NC(GPP_C17, NONE), */ - _PAD_CFG_STRUCT(GPP_C17, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C17, NONE),
/* GPP_C18 - GPIO */ - /* PAD_NC(GPP_C18, NONE), */ - _PAD_CFG_STRUCT(GPP_C18, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C18, NONE),
/* GPP_C19 - GPIO */ - /* PAD_NC(GPP_C19, NONE), */ - _PAD_CFG_STRUCT(GPP_C19, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C19, NONE),
/* GPP_C20 - GPIO */ - /* PAD_NC(GPP_C20, NONE), */ - _PAD_CFG_STRUCT(GPP_C20, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C20, NONE),
/* GPP_C21 - GPIO */ - /* PAD_NC(GPP_C21, NONE), */ - _PAD_CFG_STRUCT(GPP_C21, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C21, NONE),
/* GPP_C22 - GPIO */ - /* PAD_CFG_GPI_ACPI_SMI(GPP_C22, 20K_PU, DEEP, NONE), */ - _PAD_CFG_STRUCT(GPP_C22, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(EDGE_SINGLE) | PAD_IRQ_ROUTE(SMI) | PAD_BUF(TX_DISABLE), - PAD_PULL(20K_PU)), + PAD_CFG_GPI_ACPI_SMI(GPP_C22, 20K_PU, DEEP, NONE),
/* GPP_C23 - GPIO */ - /* PAD_NC(GPP_C23, NONE), */ - _PAD_CFG_STRUCT(GPP_C23, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_C23, NONE),
/* GPIO Group GPP_D */
/* GPP_D0 - GPIO */ - /* PAD_NC(GPP_D0, NONE), */ - _PAD_CFG_STRUCT(GPP_D0, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D0, NONE),
/* GPP_D1 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_D1, 1, DEEP, NONE), */ - _PAD_CFG_STRUCT(GPP_D1, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_D1, 1, DEEP, NONE),
/* GPP_D2 - GPIO */ - /* PAD_CFG_GPI_NMI(GPP_D2, 20K_PU, DEEP, EDGE_SINGLE, NONE), */ - _PAD_CFG_STRUCT(GPP_D2, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(EDGE_SINGLE) | PAD_IRQ_ROUTE(NMI) | PAD_BUF(TX_DISABLE), - PAD_PULL(20K_PU)), + PAD_CFG_GPI_NMI(GPP_D2, 20K_PU, DEEP, EDGE_SINGLE, NONE),
/* GPP_D3 - GPIO */ - /* PAD_NC(GPP_D3, NONE), */ - _PAD_CFG_STRUCT(GPP_D3, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D3, NONE),
/* GPP_D4 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_D4, 0, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_D4, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_D4, 0, PLTRST, NONE),
/* GPP_D5 - GPIO */ - /* PAD_NC(GPP_D5, NONE), */ - _PAD_CFG_STRUCT(GPP_D5, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D5, NONE),
/* GPP_D6 - GPIO */ - /* PAD_NC(GPP_D6, NONE), */ - _PAD_CFG_STRUCT(GPP_D6, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D6, NONE),
/* GPP_D7 - GPIO */ - /* PAD_NC(GPP_D7, NONE), */ - _PAD_CFG_STRUCT(GPP_D7, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D7, NONE),
/* GPP_D8 - GPIO */ - /* PAD_NC(GPP_D8, NONE), */ - _PAD_CFG_STRUCT(GPP_D8, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D8, NONE),
/* GPP_D9 - GPIO */ - /* PAD_NC(GPP_D9, NONE), */ - _PAD_CFG_STRUCT(GPP_D9, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D9, NONE),
/* GPP_D10 - GPIO */ - /* PAD_NC(GPP_D10, NONE), */ - _PAD_CFG_STRUCT(GPP_D10, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D10, NONE),
/* GPP_D11 - GPIO */ - /* PAD_NC(GPP_D11, NONE), */ - _PAD_CFG_STRUCT(GPP_D11, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D11, NONE),
/* GPP_D12 - GPIO */ - /* PAD_NC(GPP_D12, NONE), */ - _PAD_CFG_STRUCT(GPP_D12, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D12, NONE),
/* GPP_D13 - GPIO */ - /* PAD_NC(GPP_D13, NONE), */ - _PAD_CFG_STRUCT(GPP_D13, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D13, NONE),
/* GPP_D14 - GPIO */ - /* PAD_NC(GPP_D14, NONE), */ - _PAD_CFG_STRUCT(GPP_D14, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D14, NONE),
/* GPP_D15 - GPIO */ - /* PAD_NC(GPP_D15, NONE), */ - _PAD_CFG_STRUCT(GPP_D15, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D15, NONE),
/* GPP_D16 - GPIO */ - /* PAD_NC(GPP_D16, NONE), */ - _PAD_CFG_STRUCT(GPP_D16, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D16, NONE),
/* GPP_D17 - GPIO */ - /* PAD_NC(GPP_D17, NONE), */ - _PAD_CFG_STRUCT(GPP_D17, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D17, NONE),
/* GPP_D18 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_D18, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_D18, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_D18, 1, PLTRST, NONE),
/* GPP_D19 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_D19, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_D19, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_D19, 1, PLTRST, NONE),
/* GPP_D20 - GPIO */ - /* PAD_NC(GPP_D20, NONE), */ - _PAD_CFG_STRUCT(GPP_D20, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D20, NONE),
/* GPP_D21 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_D21, 0, DEEP, NONE), */ - _PAD_CFG_STRUCT(GPP_D21, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_D21, 0, DEEP, NONE),
/* GPP_D22 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_D22, NONE, RSMRST, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_D22, - PAD_FUNC(GPIO) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_D22, NONE, RSMRST, OFF, DRIVER),
/* GPP_D23 - GPIO */ - /* PAD_NC(GPP_D23, NONE), */ - _PAD_CFG_STRUCT(GPP_D23, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_D23, NONE),
/* GPIO Group GPP_E */
/* GPP_E0 - GPIO */ - /* PAD_NC(GPP_E0, NONE), */ - _PAD_CFG_STRUCT(GPP_E0, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_E0, NONE),
/* GPP_E1 - GPIO */ - /* PAD_NC(GPP_E1, NONE), */ - _PAD_CFG_STRUCT(GPP_E1, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_E1, NONE),
/* GPP_E2 - GPIO */ - /* PAD_NC(GPP_E2, NONE), */ - _PAD_CFG_STRUCT(GPP_E2, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_E2, NONE),
/* GPP_E3 - GPIO */ - /* PAD_NC(GPP_E3, NONE), */ - _PAD_CFG_STRUCT(GPP_E3, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_E3, NONE),
/* GPP_E4 - GPIO */ - /* PAD_NC(GPP_E4, NONE), */ - _PAD_CFG_STRUCT(GPP_E4, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_E4, NONE),
/* GPP_E5 - GPIO */ - /* PAD_NC(GPP_E5, NONE), */ - _PAD_CFG_STRUCT(GPP_E5, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_E5, NONE),
/* GPP_E6 - GPIO */ - /* PAD_CFG_GPI_NMI(GPP_E6, 20K_PU, PLTRST, EDGE_SINGLE, NONE), */ - _PAD_CFG_STRUCT(GPP_E6, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(EDGE_SINGLE) | PAD_IRQ_ROUTE(NMI) | PAD_BUF(TX_DISABLE), - PAD_PULL(20K_PU)), + PAD_CFG_GPI_NMI(GPP_E6, 20K_PU, PLTRST, EDGE_SINGLE, NONE),
/* GPP_E7 - GPIO */ - /* PAD_NC(GPP_E7, NONE), */ - _PAD_CFG_STRUCT(GPP_E7, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_E7, NONE),
/* GPP_E8 - SATA_LED# */ - /* PAD_CFG_NF(GPP_E8, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_E8, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_E8, NONE, DEEP, NF1),
/* GPP_E9 - USB_OC0# */ - /* PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_E9, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1),
/* GPP_E10 - USB_OC1# */ - /* PAD_CFG_NF(GPP_E10, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_E10, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_E10, NONE, DEEP, NF1),
/* GPP_E11 - USB_OC2# */ - /* PAD_CFG_NF(GPP_E11, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_E11, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_E11, NONE, DEEP, NF1),
/* GPP_E12 - USB_OC3# */ - /* PAD_CFG_NF(GPP_E12, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_E12, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_E12, NONE, DEEP, NF1),
/* GPIO Group GPP_F */
/* GPP_F0 - GPIO */ - /* PAD_NC(GPP_F0, NONE), */ - _PAD_CFG_STRUCT(GPP_F0, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F0, NONE),
/* GPP_F1 - GPIO */ - /* PAD_NC(GPP_F1, NONE), */ - _PAD_CFG_STRUCT(GPP_F1, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F1, NONE),
/* GPP_F2 - GPIO */ - /* PAD_NC(GPP_F2, NONE), */ - _PAD_CFG_STRUCT(GPP_F2, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F2, NONE),
/* GPP_F3 - GPIO */ - /* PAD_NC(GPP_F3, NONE), */ - _PAD_CFG_STRUCT(GPP_F3, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F3, NONE),
/* GPP_F4 - GPIO */ - /* PAD_NC(GPP_F4, NONE), */ - _PAD_CFG_STRUCT(GPP_F4, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F4, NONE),
/* GPP_F5 - GPIO */ - /* PAD_CFG_GPI_APIC(GPP_F5, NONE, PLTRST), */ - _PAD_CFG_STRUCT(GPP_F5, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(LEVEL) | PAD_IRQ_ROUTE(IOAPIC) | - PAD_BUF(TX_DISABLE), 0), + PAD_CFG_GPI_APIC(GPP_F5, NONE, PLTRST),
/* GPP_F6 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_F6, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_F6, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_F6, 1, PLTRST, NONE),
/* GPP_F7 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_F7, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_F7, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_F7, 1, PLTRST, NONE),
/* GPP_F8 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_F8, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_F8, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_F8, 1, PLTRST, NONE),
/* GPP_F9 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_F9, NONE, PLTRST, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_F9, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_F9, NONE, PLTRST, OFF, DRIVER),
/* GPP_F10 - SATA_SCLOCK */ - /* PAD_CFG_NF(GPP_F10, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_F10, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_F10, NONE, DEEP, NF1),
/* GPP_F11 - SATA_SLOAD */ - /* PAD_CFG_NF(GPP_F11, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_F11, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_F11, NONE, DEEP, NF1),
/* GPP_F12 - SATA_SDATAOUT1 */ - /* PAD_CFG_NF(GPP_F12, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_F12, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_F12, NONE, DEEP, NF1),
/* GPP_F13 - SATA_SDATAOUT2 */ - /* PAD_CFG_NF(GPP_F13, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_F13, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_F13, NONE, DEEP, NF1),
/* GPP_F14 - GPIO */ - /* PAD_NC(GPP_F14, NONE), */ - _PAD_CFG_STRUCT(GPP_F14, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F14, NONE),
/* GPP_F15 - USB_OC4# */ - /* PAD_CFG_NF(GPP_F15, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_F15, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_F15, NONE, DEEP, NF1),
/* GPP_F16 - USB_OC5# */ - /* PAD_CFG_NF(GPP_F16, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_F16, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_F16, NONE, DEEP, NF1),
/* GPP_F17 - GPIO */ - /* PAD_NC(GPP_F17, NONE), */ - _PAD_CFG_STRUCT(GPP_F17, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F17, NONE),
/* GPP_F18 - GPIO */ - /* PAD_NC(GPP_F18, NONE), */ - _PAD_CFG_STRUCT(GPP_F18, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F18, NONE),
/* GPP_F19 - GPIO */ - /* PAD_NC(GPP_F19, NONE), */ - _PAD_CFG_STRUCT(GPP_F19, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F19, NONE),
/* GPP_F20 - GPIO */ - /* PAD_NC(GPP_F20, NONE), */ - _PAD_CFG_STRUCT(GPP_F20, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F20, NONE),
/* GPP_F21 - GPIO */ - /* PAD_NC(GPP_F21, NONE), */ - _PAD_CFG_STRUCT(GPP_F21, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F21, NONE),
/* GPP_F22 - GPIO */ - /* PAD_NC(GPP_F22, NONE), */ - _PAD_CFG_STRUCT(GPP_F22, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_F22, NONE),
/* GPP_F23 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_F23, 0, RSMRST, NONE), */ - _PAD_CFG_STRUCT(GPP_F23, - PAD_FUNC(GPIO) | PAD_RESET(RSMRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_F23, 0, RSMRST, NONE),
/* GPIO Group GPP_G */
/* GPP_G0 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G0, NONE, DEEP, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_G0, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_G0, NONE, DEEP, OFF, DRIVER),
/* GPP_G1 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G1, NONE, DEEP, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_G1, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_G1, NONE, DEEP, OFF, DRIVER),
/* GPP_G2 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G2, NONE, DEEP, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_G2, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_G2, NONE, DEEP, OFF, DRIVER),
/* GPP_G3 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G3, NONE, DEEP, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_G3, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_G3, NONE, DEEP, OFF, DRIVER),
/* GPP_G4 - GPIO */ - /* PAD_NC(GPP_G4, NONE), */ - _PAD_CFG_STRUCT(GPP_G4, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G4, NONE),
/* GPP_G5 - GPIO */ - /* PAD_NC(GPP_G5, NONE), */ - _PAD_CFG_STRUCT(GPP_G5, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G5, NONE),
/* GPP_G6 - GPIO */ - /* PAD_NC(GPP_G6, NONE), */ - _PAD_CFG_STRUCT(GPP_G6, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G6, NONE),
/* GPP_G7 - GPIO */ - /* PAD_NC(GPP_G7, NONE), */ - _PAD_CFG_STRUCT(GPP_G7, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G7, NONE),
/* GPP_G8 - GPIO */ - /* PAD_NC(GPP_G8, NONE), */ - _PAD_CFG_STRUCT(GPP_G8, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G8, NONE),
/* GPP_G9 - GPIO */ - /* PAD_NC(GPP_G9, NONE), */ - _PAD_CFG_STRUCT(GPP_G9, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G9, NONE),
/* GPP_G10 - GPIO */ - /* PAD_NC(GPP_G10, NONE), */ - _PAD_CFG_STRUCT(GPP_G10, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G10, NONE),
/* GPP_G11 - GPIO */ - /* PAD_NC(GPP_G11, NONE), */ - _PAD_CFG_STRUCT(GPP_G11, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G11, NONE),
/* GPP_G12 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G12, NONE, PLTRST, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_G12, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_G12, NONE, PLTRST, OFF, DRIVER),
/* GPP_G13 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G13, NONE, PLTRST, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_G13, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_G13, NONE, PLTRST, OFF, DRIVER),
/* GPP_G14 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G14, NONE, PLTRST, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_G14, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_G14, NONE, PLTRST, OFF, DRIVER),
/* GPP_G15 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G15, NONE, PLTRST, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_G15, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_G15, NONE, PLTRST, OFF, DRIVER),
/* GPP_G16 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_G16, NONE, PLTRST, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_G16, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_G16, NONE, PLTRST, OFF, DRIVER),
/* GPP_G17 - GPIO */ - /* PAD_NC(GPP_G17, NONE), */ - _PAD_CFG_STRUCT(GPP_G17, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G17, NONE),
/* GPP_G18 - NMI# */ - /* PAD_CFG_NF(GPP_G18, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_G18, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_G18, NONE, DEEP, NF1),
/* GPP_G19 - SMI# */ - /* PAD_CFG_NF(GPP_G19, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_G19, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_G19, NONE, DEEP, NF1),
/* GPP_G20 - GPIO */ - /* PAD_NC(GPP_G20, NONE), */ - _PAD_CFG_STRUCT(GPP_G20, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G20, NONE),
/* GPP_G21 - GPIO */ - /* PAD_NC(GPP_G21, NONE), */ - _PAD_CFG_STRUCT(GPP_G21, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G21, NONE),
/* GPP_G22 - GPIO */ - /* PAD_NC(GPP_G22, NONE), */ - _PAD_CFG_STRUCT(GPP_G22, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G22, NONE),
/* GPP_G23 - GPIO */ - /* PAD_NC(GPP_G23, NONE), */ - _PAD_CFG_STRUCT(GPP_G23, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_G23, NONE),
/* GPIO Group GPP_H */
/* GPP_H0 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_H0, 1, DEEP, NONE), */ - _PAD_CFG_STRUCT(GPP_H0, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_H0, 1, DEEP, NONE),
/* GPP_H1 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_H1, NONE, PLTRST, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_H1, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_H1, NONE, PLTRST, OFF, DRIVER),
/* GPP_H2 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_H2, 1, DEEP, NONE), */ - _PAD_CFG_STRUCT(GPP_H2, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_H2, 1, DEEP, NONE),
/* GPP_H3 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_H3, 1, DEEP, NONE), */ - _PAD_CFG_STRUCT(GPP_H3, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_H3, 1, DEEP, NONE),
/* GPP_H4 - GPIO */ - /* PAD_CFG_GPI_TRIG_OWN(GPP_H4, NONE, PLTRST, OFF, DRIVER), */ - _PAD_CFG_STRUCT(GPP_H4, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPI_TRIG_OWN(GPP_H4, NONE, PLTRST, OFF, DRIVER),
/* GPP_H5 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_H5, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_H5, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_H5, 1, PLTRST, NONE),
/* GPP_H6 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_H6, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_H6, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_H6, 1, PLTRST, NONE),
/* GPP_H7 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_H7, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_H7, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_H7, 1, PLTRST, NONE),
/* GPP_H8 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_H8, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_H8, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_H8, 1, PLTRST, NONE),
/* GPP_H9 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_H9, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_H9, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_H9, 1, PLTRST, NONE),
/* GPP_H10 - SML2CLK */ - /* PAD_CFG_NF(GPP_H10, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_H10, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_H10, NONE, DEEP, NF1),
/* GPP_H11 - SML2DATA */ - /* PAD_CFG_NF(GPP_H11, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_H11, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_H11, NONE, DEEP, NF1),
/* GPP_H12 - GPIO */ - /* PAD_NC(GPP_H12, NONE), */ - _PAD_CFG_STRUCT(GPP_H12, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_H12, NONE),
/* GPP_H13 - SML3CLK */ - /* PAD_CFG_NF(GPP_H13, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_H13, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_H13, NONE, DEEP, NF1),
/* GPP_H14 - SML3DATA */ - /* PAD_CFG_NF(GPP_H14, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_H14, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_H14, NONE, DEEP, NF1),
/* GPP_H15 - GPIO */ - /* PAD_NC(GPP_H15, NONE), */ - _PAD_CFG_STRUCT(GPP_H15, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_H15, NONE),
/* GPP_H16 - SML4CLK */ - /* PAD_CFG_NF(GPP_H16, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_H16, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_H16, NONE, DEEP, NF1),
/* GPP_H17 - SML4DATA */ - /* PAD_CFG_NF(GPP_H17, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_H17, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_H17, NONE, DEEP, NF1),
/* GPP_H18 - GPIO */ - /* PAD_NC(GPP_H18, NONE), */ - _PAD_CFG_STRUCT(GPP_H18, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_H18, NONE),
/* GPP_H19 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_H19, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_H19, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_H19, 1, PLTRST, NONE),
/* GPP_H20 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_H20, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_H20, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_H20, 1, PLTRST, NONE),
/* GPP_H21 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_H21, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_H21, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_H21, 1, PLTRST, NONE),
/* GPP_H22 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_H22, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_H22, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_H22, 1, PLTRST, NONE),
/* GPP_H23 - GPIO */ - /* PAD_CFG_GPO_GPIO_DRIVER(GPP_H23, 1, PLTRST, NONE), */ - _PAD_CFG_STRUCT(GPP_H23, - PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | 1, - PAD_CFG_OWN_GPIO(DRIVER)), + PAD_CFG_GPO_GPIO_DRIVER(GPP_H23, 1, PLTRST, NONE),
/* GPIO Group GPP_I */
/* GPP_I0 - DDPB_HPD0 */ - /* PAD_CFG_NF(GPP_I0, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I0, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I0, NONE, DEEP, NF1),
/* GPP_I1 - DDPC_HPD1 */ - /* PAD_CFG_NF(GPP_I1, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I1, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I1, NONE, DEEP, NF1),
/* GPP_I2 - DDPD_HPD2 */ - /* PAD_CFG_NF(GPP_I2, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I2, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I2, NONE, DEEP, NF1),
/* GPP_I3 - DDPE_HPD3 */ - /* PAD_CFG_NF(GPP_I3, NONE, PLTRST, NF1), */ - _PAD_CFG_STRUCT(GPP_I3, - PAD_FUNC(NF1) | PAD_RESET(PLTRST), 0), + PAD_CFG_NF(GPP_I3, NONE, PLTRST, NF1),
/* GPP_I4 - GPIO */ - /* PAD_NC(GPP_I4, NONE), */ - _PAD_CFG_STRUCT(GPP_I4, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPP_I4, NONE),
/* GPP_I5 - DDPB_CTRLCLK */ - /* PAD_CFG_NF(GPP_I5, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I5, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I5, NONE, DEEP, NF1),
/* GPP_I6 - DDPB_CTRLDATA */ - /* PAD_CFG_NF(GPP_I6, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I6, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I6, NONE, DEEP, NF1),
/* GPP_I7 - DDPC_CTRLCLK */ - /* PAD_CFG_NF(GPP_I7, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I7, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I7, NONE, DEEP, NF1),
/* GPP_I8 - DDPC_CTRLDATA */ - /* PAD_CFG_NF(GPP_I8, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I8, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I8, NONE, DEEP, NF1),
/* GPP_I9 - DDPD_CTRLCLK */ - /* PAD_CFG_NF(GPP_I9, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I9, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I9, NONE, DEEP, NF1),
/* GPP_I10 - DDPD_CTRLDATA */ - /* PAD_CFG_NF(GPP_I10, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_I10, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_I10, NONE, DEEP, NF1),
/* GPIO Group GPD */
/* GPD0 - GPIO */ - /* PAD_NC(GPD0, NONE), */ - _PAD_CFG_STRUCT(GPD0, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPD0, NONE),
/* GPD1 - GPIO */ - /* PAD_NC(GPD1, NONE), */ - _PAD_CFG_STRUCT(GPD1, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPD1, NONE),
/* GPD2 - LAN_WAKE# */ - /* PAD_CFG_NF(GPD2, NONE, PWROK, NF1), */ - _PAD_CFG_STRUCT(GPD2, - PAD_FUNC(NF1), 0), + PAD_CFG_NF(GPD2, NONE, PWROK, NF1),
/* GPD3 - PWRBTN# */ - /* PAD_CFG_NF(GPD3, NONE, PWROK, NF1), */ - _PAD_CFG_STRUCT(GPD3, - PAD_FUNC(NF1), 0), + PAD_CFG_NF(GPD3, NONE, PWROK, NF1),
/* GPD4 - SLP_S3# */ - /* PAD_CFG_NF(GPD4, NONE, PWROK, NF1), */ - _PAD_CFG_STRUCT(GPD4, - PAD_FUNC(NF1), 0), + PAD_CFG_NF(GPD4, NONE, PWROK, NF1),
/* GPD5 - SLP_S4# */ - /* PAD_CFG_NF(GPD5, NONE, PWROK, NF1), */ - _PAD_CFG_STRUCT(GPD5, - PAD_FUNC(NF1), 0), + PAD_CFG_NF(GPD5, NONE, PWROK, NF1),
/* GPD6 - SLP_A# */ - /* PAD_CFG_NF(GPD6, NONE, PWROK, NF1), */ - _PAD_CFG_STRUCT(GPD6, - PAD_FUNC(NF1), 0), + PAD_CFG_NF(GPD6, NONE, PWROK, NF1),
/* GPD7 - GPIO */ - /* PAD_NC(GPD7, NONE), */ - _PAD_CFG_STRUCT(GPD7, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPD7, NONE),
/* GPD8 - SUSCLK */ - /* PAD_CFG_NF(GPD8, NONE, PWROK, NF1), */ - _PAD_CFG_STRUCT(GPD8, - PAD_FUNC(NF1), 0), + PAD_CFG_NF(GPD8, NONE, PWROK, NF1),
/* GPD9 - GPIO */ - /* PAD_NC(GPD9, NONE), */ - _PAD_CFG_STRUCT(GPD9, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPD9, NONE),
/* GPD10 - GPIO */ - /* PAD_NC(GPD10, NONE), */ - _PAD_CFG_STRUCT(GPD10, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPD10, NONE),
/* GPD11 - GPIO */ - /* PAD_NC(GPD11, NONE), */ - _PAD_CFG_STRUCT(GPD11, - PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0), + PAD_NC(GPD11, NONE), };
/* Early pad configuration in romstage. */ @@ -1100,51 +646,33 @@ /* LPC */
/* GPP_A1 - LAD0 */ - /* PAD_CFG_NF(GPP_A1, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A1, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A1, NONE, DEEP, NF1),
/* GPP_A2 - LAD1 */ - /* PAD_CFG_NF(GPP_A2, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A2, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A2, NONE, DEEP, NF1),
/* GPP_A3 - LAD2 */ - /* PAD_CFG_NF(GPP_A3, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A3, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A3, NONE, DEEP, NF1),
/* GPP_A4 - LAD3 */ - /* PAD_CFG_NF(GPP_A4, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A4, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A4, NONE, DEEP, NF1),
/* GPP_A5 - LFRAME# */ - /* PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A5, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1),
/* GPP_A8 - CLKRUN# */ - /* PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A8, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1),
/* GPP_A9 - CLKOUT_LPC0 */ - /* PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A9, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1),
/* GPP_A10 - CLKOUT_LPC1 */ - /* PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A10, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1),
/* Serial interrupt */
/* GPP_A6 - SERIRQ */ - /* PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1), */ - _PAD_CFG_STRUCT(GPP_A6, - PAD_FUNC(NF1) | PAD_RESET(DEEP), 0), + PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1), };
#endif /* _GPIO_X11SSM_F_H */