Nicholas Chin has uploaded a new patch set (#3). ( https://review.coreboot.org/c/coreboot/+/82128?usp=email )
Change subject: mb/dell: Add Latitude E5520 (Sandy Bridge)
......................................................................
mb/dell: Add Latitude E5520 (Sandy Bridge)
Mainboard is Krug 15". I do not physically have this system; someone
with physical access to one sent me the output of autoport which I then
modified to produce this port. I was also sent the VBT binary, which was
obtained from `/sys/kernel/debug/dri/0/i915_vbt` while running version
A14 of the vendor firmware.
This was originally tested and found to be working as a standalone
board port in Libreboot, but this variant based port in upstream
coreboot has not been tested.
This can be internally flashed by sending a command to the EC, which
causes the EC to pull the FDO pin low and the firmware to skip setting
up any chipset based write protections [1]. The EC is the SMSC MEC5055,
which seems to be compatible with the existing MEC5035 code.
[1] https://gitlab.com/nic3-14159/dell-flash-unlock
Change-Id: Ic9bfc028d4b8ae01ccc019157bb53e7764671134
Signed-off-by: Nicholas Chin <nic.c3.14(a)gmail.com>
---
M src/mainboard/dell/snb_ivb_latitude/Kconfig
M src/mainboard/dell/snb_ivb_latitude/Kconfig.name
A src/mainboard/dell/snb_ivb_latitude/variants/e5520/data.vbt
A src/mainboard/dell/snb_ivb_latitude/variants/e5520/early_init.c
A src/mainboard/dell/snb_ivb_latitude/variants/e5520/gpio.c
A src/mainboard/dell/snb_ivb_latitude/variants/e5520/hda_verb.c
A src/mainboard/dell/snb_ivb_latitude/variants/e5520/overridetree.cb
7 files changed, 294 insertions(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/28/82128/3
--
To view, visit https://review.coreboot.org/c/coreboot/+/82128?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: newpatchset
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: Ic9bfc028d4b8ae01ccc019157bb53e7764671134
Gerrit-Change-Number: 82128
Gerrit-PatchSet: 3
Gerrit-Owner: Nicholas Chin <nic.c3.14(a)gmail.com>
Gerrit-CC: build bot (Jenkins) <no-reply(a)coreboot.org>
Nicholas Chin has uploaded a new patch set (#3). ( https://review.coreboot.org/c/coreboot/+/82129?usp=email )
Change subject: mb/dell: Add Latitude E5420 (Sandy Bridge)
......................................................................
mb/dell: Add Latitude E5420 (Sandy Bridge)
Mainboard is Krug 14". I do not physically have this system; someone
with physical access to one sent me the output of autoport which I then
modified to produce this port. I was also sent the VBT binary, which was
obtained from `/sys/kernel/debug/dri/0/i915_vbt` while running version
A02 of the vendor firmware.
This was originally tested and found to be working as a standalone board
port in Libreboot, but this variant based port in upstream coreboot has
not been tested.
This can be internally flashed by sending a command to the EC, which
causes the EC to pull the FDO pin low and the firmware to skip setting
up any chipset based write protections [1]. The EC is the SMSC MEC5055,
which seems to be compatible with the existing MEC5035 code.
[1] https://gitlab.com/nic3-14159/dell-flash-unlock
Change-Id: I0283653156083768e1fd451bcf539b4e028589f4
Signed-off-by: Nicholas Chin <nic.c3.14(a)gmail.com>
---
M src/mainboard/dell/snb_ivb_latitude/Kconfig
M src/mainboard/dell/snb_ivb_latitude/Kconfig.name
A src/mainboard/dell/snb_ivb_latitude/variants/e5420/data.vbt
A src/mainboard/dell/snb_ivb_latitude/variants/e5420/early_init.c
A src/mainboard/dell/snb_ivb_latitude/variants/e5420/gpio.c
A src/mainboard/dell/snb_ivb_latitude/variants/e5420/hda_verb.c
A src/mainboard/dell/snb_ivb_latitude/variants/e5420/overridetree.cb
7 files changed, 294 insertions(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/29/82129/3
--
To view, visit https://review.coreboot.org/c/coreboot/+/82129?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: newpatchset
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I0283653156083768e1fd451bcf539b4e028589f4
Gerrit-Change-Number: 82129
Gerrit-PatchSet: 3
Gerrit-Owner: Nicholas Chin <nic.c3.14(a)gmail.com>
Gerrit-CC: build bot (Jenkins) <no-reply(a)coreboot.org>
Nicholas Chin has uploaded a new patch set (#3). ( https://review.coreboot.org/c/coreboot/+/82130?usp=email )
Change subject: mb/dell: Add Latitude E6320 (Sandy Bridge)
......................................................................
mb/dell: Add Latitude E6320 (Sandy Bridge)
Mainboard is PAL70/LA-6611P. I do not physically have this system;
someone with physical access to one sent me the output of autoport which
I then modified to produce this port. I was also sent the VBT binary,
which was obtained from `/sys/kernel/debug/dri/0/i915_vbt` while running
version A22 of the vendor firmware. This port has not been tested.
The EC is the SMSC MEC5055, which seems to be compatible with the
existing MEC5035 code. As with the other Dell systems with this EC, this
board is assumed to be internally flashable using an EC command that
tells it to pull the FDO pin low on the next boot, which also tells the
vendor firmware to disable all write protections to the flash [1].
[1] https://gitlab.com/nic3-14159/dell-flash-unlock
Change-Id: I5905f8c6a8dbad56e03bdeedc2179600d0c4ba46
Signed-off-by: Nicholas Chin <nic.c3.14(a)gmail.com>
---
M src/mainboard/dell/snb_ivb_latitude/Kconfig
M src/mainboard/dell/snb_ivb_latitude/Kconfig.name
A src/mainboard/dell/snb_ivb_latitude/variants/e6320/data.vbt
A src/mainboard/dell/snb_ivb_latitude/variants/e6320/early_init.c
A src/mainboard/dell/snb_ivb_latitude/variants/e6320/gpio.c
A src/mainboard/dell/snb_ivb_latitude/variants/e6320/hda_verb.c
A src/mainboard/dell/snb_ivb_latitude/variants/e6320/overridetree.cb
7 files changed, 285 insertions(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/30/82130/3
--
To view, visit https://review.coreboot.org/c/coreboot/+/82130?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: newpatchset
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I5905f8c6a8dbad56e03bdeedc2179600d0c4ba46
Gerrit-Change-Number: 82130
Gerrit-PatchSet: 3
Gerrit-Owner: Nicholas Chin <nic.c3.14(a)gmail.com>
Gerrit-CC: build bot (Jenkins) <no-reply(a)coreboot.org>
Attention is currently required from: Nicholas Chin.
Nicholas Chin has uploaded a new patch set (#3). ( https://review.coreboot.org/c/coreboot/+/82131?usp=email )
Change subject: mb/dell: Add Latitude E6220 (Sandy Bridge)
......................................................................
mb/dell: Add Latitude E6220 (Sandy Bridge)
Mainboard is codenamed Vida. I do not physically have this system;
someone with physical access to one sent me the output of autoport which
I then modified to produce this port. This port has not been tested.
The EC is the SMSC MEC5055, which seems to be compatible with the
existing MEC5035 code. As with the other Dell systems with this EC, this
board is assumed to be internally flashable using an EC command that
tells it to pull the FDO pin low on the next boot, which also tells the
vendor firmware to disable all write protections to the flash [1].
[1] https://gitlab.com/nic3-14159/dell-flash-unlock
Change-Id: I570023b0837521b75aac6d5652c74030c06b8a4c
Signed-off-by: Nicholas Chin <nic.c3.14(a)gmail.com>
---
M src/mainboard/dell/snb_ivb_latitude/Kconfig
M src/mainboard/dell/snb_ivb_latitude/Kconfig.name
A src/mainboard/dell/snb_ivb_latitude/variants/e6220/early_init.c
A src/mainboard/dell/snb_ivb_latitude/variants/e6220/gpio.c
A src/mainboard/dell/snb_ivb_latitude/variants/e6220/hda_verb.c
A src/mainboard/dell/snb_ivb_latitude/variants/e6220/overridetree.cb
6 files changed, 289 insertions(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/31/82131/3
--
To view, visit https://review.coreboot.org/c/coreboot/+/82131?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: newpatchset
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I570023b0837521b75aac6d5652c74030c06b8a4c
Gerrit-Change-Number: 82131
Gerrit-PatchSet: 3
Gerrit-Owner: Nicholas Chin <nic.c3.14(a)gmail.com>
Gerrit-CC: Felix Singer <service+coreboot-gerrit(a)felixsinger.de>
Gerrit-CC: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Attention: Nicholas Chin <nic.c3.14(a)gmail.com>
Nicholas Chin has uploaded a new patch set (#3). ( https://review.coreboot.org/c/coreboot/+/82152?usp=email )
Change subject: mb/dell: Add Latitude E6330 (Ivy Bridge)
......................................................................
mb/dell: Add Latitude E6330 (Ivy Bridge)
Mainboard is QAL70/LA-7741P. I do not physically have this system;
someone with physical access to one sent me the output of autoport which
I then modified to produce this port. I was also sent the VBT binary,
which was obtained from `/sys/kernel/debug/dri/0/i915_vbt` while running
version A21 of the vendor firmware. This port has not been tested.
The EC is the SMSC MEC5055, which seems to be compatible with the
existing MEC5035 code. As with the other Dell systems with this EC, this
board is assumed to be internally flashable using an EC command that
tells it to pull the FDO pin low on the next boot, which also tells the
vendor firmware to disable all write protections to the flash [1].
[1] https://gitlab.com/nic3-14159/dell-flash-unlock
Change-Id: I827826e9ff8a9a534c50250458b399104478e06c
Signed-off-by: Nicholas Chin <nic.c3.14(a)gmail.com>
---
M src/mainboard/dell/snb_ivb_latitude/Kconfig
M src/mainboard/dell/snb_ivb_latitude/Kconfig.name
A src/mainboard/dell/snb_ivb_latitude/variants/e6330/data.vbt
A src/mainboard/dell/snb_ivb_latitude/variants/e6330/early_init.c
A src/mainboard/dell/snb_ivb_latitude/variants/e6330/gpio.c
A src/mainboard/dell/snb_ivb_latitude/variants/e6330/hda_verb.c
A src/mainboard/dell/snb_ivb_latitude/variants/e6330/overridetree.cb
7 files changed, 289 insertions(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/52/82152/3
--
To view, visit https://review.coreboot.org/c/coreboot/+/82152?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: newpatchset
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I827826e9ff8a9a534c50250458b399104478e06c
Gerrit-Change-Number: 82152
Gerrit-PatchSet: 3
Gerrit-Owner: Nicholas Chin <nic.c3.14(a)gmail.com>
Gerrit-CC: build bot (Jenkins) <no-reply(a)coreboot.org>
Nicholas Chin has uploaded a new patch set (#4). ( https://review.coreboot.org/c/coreboot/+/82153?usp=email )
Change subject: mb/dell: Add Latitude E6230 (Ivy Bridge)
......................................................................
mb/dell: Add Latitude E6230 (Ivy Bridge)
This was adapted from CB:22693 from Iru Cai, which was based on
autoport. I do not physically have this system. This new version has not
been tested.
The EC is the SMSC MEC5055, which seems to be compatible with the
existing MEC5035 code. As with the other Dell systems with this EC, this
board is assumed to be internally flashable using an EC command that
tells it to pull the FDO pin low on the next boot, which also tells the
vendor firmware to disable all write protections to the flash [1].
[1] https://gitlab.com/nic3-14159/dell-flash-unlock
Original-Change-Id: I8cdc01e902e670310628809416290045c2102340
Change-Id: I32927beea7c29b96a851ab77ed15b0160f16d369
Signed-off-by: Nicholas Chin <nic.c3.14(a)gmail.com>
---
M src/mainboard/dell/snb_ivb_latitude/Kconfig
M src/mainboard/dell/snb_ivb_latitude/Kconfig.name
A src/mainboard/dell/snb_ivb_latitude/variants/e6230/early_init.c
A src/mainboard/dell/snb_ivb_latitude/variants/e6230/gpio.c
A src/mainboard/dell/snb_ivb_latitude/variants/e6230/hda_verb.c
A src/mainboard/dell/snb_ivb_latitude/variants/e6230/overridetree.cb
6 files changed, 290 insertions(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/53/82153/4
--
To view, visit https://review.coreboot.org/c/coreboot/+/82153?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: newpatchset
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I32927beea7c29b96a851ab77ed15b0160f16d369
Gerrit-Change-Number: 82153
Gerrit-PatchSet: 4
Gerrit-Owner: Nicholas Chin <nic.c3.14(a)gmail.com>
Gerrit-CC: build bot (Jenkins) <no-reply(a)coreboot.org>
Attention is currently required from: Nicholas Chin.
Felix Singer has posted comments on this change by Nicholas Chin. ( https://review.coreboot.org/c/coreboot/+/82131?usp=email )
Change subject: mb/dell: Add Latitude E6220 (Sandy Bridge)
......................................................................
Patch Set 2:
(1 comment)
Patchset:
PS2:
> CB:74287 from Evgeny Zinoviev also adds this board. […]
Could you talk to Evgeny and discuss which of them should be continued? That would be great.
--
To view, visit https://review.coreboot.org/c/coreboot/+/82131?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I570023b0837521b75aac6d5652c74030c06b8a4c
Gerrit-Change-Number: 82131
Gerrit-PatchSet: 2
Gerrit-Owner: Nicholas Chin <nic.c3.14(a)gmail.com>
Gerrit-CC: Felix Singer <service+coreboot-gerrit(a)felixsinger.de>
Gerrit-CC: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Attention: Nicholas Chin <nic.c3.14(a)gmail.com>
Gerrit-Comment-Date: Wed, 29 May 2024 20:32:41 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Nicholas Chin <nic.c3.14(a)gmail.com>
Nicholas Chin has posted comments on this change by Nicholas Chin. ( https://review.coreboot.org/c/coreboot/+/82131?usp=email )
Change subject: mb/dell: Add Latitude E6220 (Sandy Bridge)
......................................................................
Patch Set 2:
(1 comment)
Patchset:
PS2:
CB:74287 from Evgeny Zinoviev also adds this board. I had made this port based on autoport logs someone else sent me before I noticed that patch. This patch should be more complete though as it includes various manual post-autoport tweaks.
--
To view, visit https://review.coreboot.org/c/coreboot/+/82131?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I570023b0837521b75aac6d5652c74030c06b8a4c
Gerrit-Change-Number: 82131
Gerrit-PatchSet: 2
Gerrit-Owner: Nicholas Chin <nic.c3.14(a)gmail.com>
Gerrit-CC: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Comment-Date: Wed, 29 May 2024 20:29:16 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Attention is currently required from: Filip Lewiński, Krystian Hebel, Martin L Roth, Michał Kopeć, Michał Żygowski, Paul Menzel.
Felix Singer has posted comments on this change by Filip Lewiński. ( https://review.coreboot.org/c/coreboot/+/82039?usp=email )
Change subject: payloads/iPXE: Add an option for reproducible building.
......................................................................
Patch Set 5:
(1 comment)
Commit Message:
https://review.coreboot.org/c/coreboot/+/82039/comment/29b3f0b6_b426dbd0?us… :
PS5, Line 6:
> `Subject line should not end with a period.`
Please fix.
--
To view, visit https://review.coreboot.org/c/coreboot/+/82039?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I926b096e77a9d45ba2beecd1fc2b7d0a9b9a7b9c
Gerrit-Change-Number: 82039
Gerrit-PatchSet: 5
Gerrit-Owner: Filip Lewiński <filip.lewinski(a)3mdeb.com>
Gerrit-Reviewer: Krystian Hebel <krystian.hebel(a)3mdeb.com>
Gerrit-Reviewer: Martin L Roth <gaumless(a)gmail.com>
Gerrit-Reviewer: Michał Kopeć <michal.kopec(a)3mdeb.com>
Gerrit-Reviewer: Michał Żygowski <michal.zygowski(a)3mdeb.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Felix Singer <service+coreboot-gerrit(a)felixsinger.de>
Gerrit-CC: Paul Menzel <paulepanter(a)mailbox.org>
Gerrit-Attention: Michał Żygowski <michal.zygowski(a)3mdeb.com>
Gerrit-Attention: Martin L Roth <gaumless(a)gmail.com>
Gerrit-Attention: Filip Lewiński <filip.lewinski(a)3mdeb.com>
Gerrit-Attention: Paul Menzel <paulepanter(a)mailbox.org>
Gerrit-Attention: Michał Kopeć <michal.kopec(a)3mdeb.com>
Gerrit-Attention: Krystian Hebel <krystian.hebel(a)3mdeb.com>
Gerrit-Comment-Date: Wed, 29 May 2024 20:19:42 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Attention is currently required from: Jeremy Soller, Tim Crawford.
Felix Singer has posted comments on this change by Tim Crawford. ( https://review.coreboot.org/c/coreboot/+/82595?usp=email )
Change subject: mb/system76/rpl: Add Adder WS 4 as a variant
......................................................................
Patch Set 4: Code-Review+2
--
To view, visit https://review.coreboot.org/c/coreboot/+/82595?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I4a6819cbcf64f68237008adebdd7eb196336514c
Gerrit-Change-Number: 82595
Gerrit-PatchSet: 4
Gerrit-Owner: Tim Crawford <tcrawford(a)system76.com>
Gerrit-Reviewer: Felix Singer <service+coreboot-gerrit(a)felixsinger.de>
Gerrit-Reviewer: Jeremy Soller <jeremy(a)system76.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Attention: Tim Crawford <tcrawford(a)system76.com>
Gerrit-Attention: Jeremy Soller <jeremy(a)system76.com>
Gerrit-Comment-Date: Wed, 29 May 2024 20:18:35 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes