coreboot-gerrit October 2023

coreboot-gerrit@coreboot.org

1 participants
3354 discussions

[M] Change in coreboot[main]: mb/intel/mtlrvp: Add new MTL-P board variant for PD solution
by Vijay P Hiremath (Code Review) 13 Oct '23

13 Oct '23

Attention is currently required from: Bernardo Perez Priego, Brandon Breitenstein, Jay Patel, Paul Menzel, Pratikkumar V Prajapati, Tanu Malhotra. Vijay P Hiremath has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/78282?usp=email ) Change subject: mb/intel/mtlrvp: Add new MTL-P board variant for PD solution ...................................................................... Patch Set 4: Code-Review+1 -- To view, visit https://review.coreboot.org/c/coreboot/+/78282?usp=email To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: main Gerrit-Change-Id: I8c98f08e143ac4ea620aca049e22f4e1e2f97e9e Gerrit-Change-Number: 78282 Gerrit-PatchSet: 4 Gerrit-Owner: Jay Patel <jay2.patel(a)intel.com> Gerrit-Reviewer: Bernardo Perez Priego <bernardo.perez.priego(a)intel.com> Gerrit-Reviewer: Brandon Breitenstein <brandon.breitenstein(a)intel.com> Gerrit-Reviewer: Pratikkumar V Prajapati <pratikkumar.v.prajapati(a)intel.com> Gerrit-Reviewer: Tanu Malhotra <tanu.malhotra(a)intel.com> Gerrit-Reviewer: Vijay P Hiremath <vijay.p.hiremath(a)intel.com> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-CC: Paul Menzel <paulepanter(a)mailbox.org> Gerrit-Attention: Tanu Malhotra <tanu.malhotra(a)intel.com> Gerrit-Attention: Paul Menzel <paulepanter(a)mailbox.org> Gerrit-Attention: Jay Patel <jay2.patel(a)intel.com> Gerrit-Attention: Bernardo Perez Priego <bernardo.perez.priego(a)intel.com> Gerrit-Attention: Brandon Breitenstein <brandon.breitenstein(a)intel.com> Gerrit-Attention: Pratikkumar V Prajapati <pratikkumar.v.prajapati(a)intel.com> Gerrit-Comment-Date: Fri, 13 Oct 2023 20:52:24 +0000 Gerrit-HasComments: No Gerrit-Has-Labels: Yes Gerrit-MessageType: comment

1 0

[M] Change in coreboot[main]: soc/amd/genoa: Report device fabric resources to SSDT
by Felix Held (Code Review) 13 Oct '23

13 Oct '23

Attention is currently required from: Arthur Heymans, Varshit Pandya. Felix Held has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/76532?usp=email ) Change subject: soc/amd/genoa: Report device fabric resources to SSDT ...................................................................... Patch Set 4: (1 comment) File src/soc/amd/genoa/device_fabric.c: https://review.coreboot.org/c/coreboot/+/76532/comment/354887f1_c1e198eb : PS4, Line 322: const struct { : uint8_t fabric_id; : const char *acpi_name; : } acpi_names[] = { : { 0x22, "S0B0"}, : { 0x23, "S0B1"}, : { 0x21, "S0B2"}, : { 0x20, "S0B3"}, : }; : : for (int i = 0; ARRAY_SIZE(acpi_names); i++) : if (acpi_names[i].fabric_id == dev->path.domain.domain) : return acpi_names[i].acpi_name; this code needs to be reworked, since we're using the domain numbers 0..3 and not the fabric IDs as domain numbers any more. so just have a const array with the 4 names, check if dev->path.domain.domain is < ARAY_SIZE(acpi_names) and in that case return acpi_names[dev->path.domain.domain], otherwise NULL -- To view, visit https://review.coreboot.org/c/coreboot/+/76532?usp=email To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: main Gerrit-Change-Id: I813c58c2bd30ecae56f47af60dde929238ac8bfb Gerrit-Change-Number: 76532 Gerrit-PatchSet: 4 Gerrit-Owner: Arthur Heymans <arthur(a)aheymans.xyz> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-CC: Felix Held <felix-coreboot(a)felixheld.de> Gerrit-CC: Stefan Reinauer <stefan.reinauer(a)coreboot.org> Gerrit-Attention: Varshit Pandya <pandyavarshit(a)gmail.com> Gerrit-Attention: Arthur Heymans <arthur(a)aheymans.xyz> Gerrit-Comment-Date: Fri, 13 Oct 2023 19:58:06 +0000 Gerrit-HasComments: Yes Gerrit-Has-Labels: No Gerrit-MessageType: comment

1 0

[XS] Change in coreboot[main]: soc/amd/common/data_fabric_helper: add pre-processor guards for ACPI
by Felix Held (Code Review) 13 Oct '23

13 Oct '23

Attention is currently required from: Fred Reitberger, Jason Glenesk, Matt DeVillier. Hello Fred Reitberger, Jason Glenesk, Matt DeVillier, I'd like you to reexamine a change. Please visit https://review.coreboot.org/c/coreboot/+/78341?usp=email to look at the new patch set (#2). Change subject: soc/amd/common/data_fabric_helper: add pre-processor guards for ACPI ...................................................................... soc/amd/common/data_fabric_helper: add pre-processor guards for ACPI Signed-off-by: Felix Held <felix-coreboot(a)felixheld.de> Change-Id: Iec6e05bbe9fad7d78002560b78169dc293294af6 --- M src/soc/amd/common/block/data_fabric/data_fabric_helper.c 1 file changed, 4 insertions(+), 0 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/41/78341/2 -- To view, visit https://review.coreboot.org/c/coreboot/+/78341?usp=email To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: main Gerrit-Change-Id: Iec6e05bbe9fad7d78002560b78169dc293294af6 Gerrit-Change-Number: 78341 Gerrit-PatchSet: 2 Gerrit-Owner: Felix Held <felix-coreboot(a)felixheld.de> Gerrit-Reviewer: Fred Reitberger <reitbergerfred(a)gmail.com> Gerrit-Reviewer: Jason Glenesk <jason.glenesk(a)gmail.com> Gerrit-Reviewer: Matt DeVillier <matt.devillier(a)amd.corp-partner.google.com> Gerrit-CC: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-Attention: Jason Glenesk <jason.glenesk(a)gmail.com> Gerrit-Attention: Matt DeVillier <matt.devillier(a)amd.corp-partner.google.com> Gerrit-Attention: Fred Reitberger <reitbergerfred(a)gmail.com> Gerrit-MessageType: newpatchset

1 0

[M] Change in coreboot[main]: vendorcode/amd/genoa: Parse APOB for DRAM layout
by Felix Held (Code Review) 13 Oct '23

13 Oct '23

Attention is currently required from: Arthur Heymans, Varshit Pandya. Felix Held has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/76522?usp=email ) Change subject: vendorcode/amd/genoa: Parse APOB for DRAM layout ...................................................................... Patch Set 4: (1 comment) File src/soc/amd/genoa/device_fabric.c: PS4: for this to work, in the genoa/domain.c file, a new genoa_domain_read_resources function needs to be added and used as read_resources function that first calls the amd_pci_domain_read_resources function and then adds the new code // We only want to add the DRAM memory map once if (dev->link_list->secondary == 0) { idx = add_opensil_memmap(dev, idx); } Since idx isn't and can't be exposed outside of amd_pci_domain_read_resources without causing some other problems, i'd say that using a sufficiently large index argument (i'd call 0x10000 sufficiently large in this context) for add_opensil_memmap is likely the way to go -- To view, visit https://review.coreboot.org/c/coreboot/+/76522?usp=email To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: main Gerrit-Change-Id: I5605499e39931e1a1592318310112666f8a0f144 Gerrit-Change-Number: 76522 Gerrit-PatchSet: 4 Gerrit-Owner: Arthur Heymans <arthur(a)aheymans.xyz> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-CC: Felix Held <felix-coreboot(a)felixheld.de> Gerrit-CC: Stefan Reinauer <stefan.reinauer(a)coreboot.org> Gerrit-Attention: Varshit Pandya <pandyavarshit(a)gmail.com> Gerrit-Attention: Arthur Heymans <arthur(a)aheymans.xyz> Gerrit-Comment-Date: Fri, 13 Oct 2023 19:48:26 +0000 Gerrit-HasComments: Yes Gerrit-Has-Labels: No Gerrit-MessageType: comment

1 0

[M] Change in coreboot[main]: soc/amd/genoa: Report device fabric resources to SSDT
by Felix Held (Code Review) 13 Oct '23

13 Oct '23

Attention is currently required from: Arthur Heymans, Varshit Pandya. Felix Held has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/76532?usp=email ) Change subject: soc/amd/genoa: Report device fabric resources to SSDT ...................................................................... Patch Set 4: (2 comments) File src/soc/amd/genoa/device_fabric.c: PS4: the new file for this is genoa/domain.c https://review.coreboot.org/c/coreboot/+/76532/comment/357ba328_effd2f4e : PS4, Line 421: df_fill_ssdt amd_pci_domain_fill_ssdt is the new common function that should be used instead of the reimplementation above -- To view, visit https://review.coreboot.org/c/coreboot/+/76532?usp=email To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: main Gerrit-Change-Id: I813c58c2bd30ecae56f47af60dde929238ac8bfb Gerrit-Change-Number: 76532 Gerrit-PatchSet: 4 Gerrit-Owner: Arthur Heymans <arthur(a)aheymans.xyz> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-CC: Felix Held <felix-coreboot(a)felixheld.de> Gerrit-CC: Stefan Reinauer <stefan.reinauer(a)coreboot.org> Gerrit-Attention: Varshit Pandya <pandyavarshit(a)gmail.com> Gerrit-Attention: Arthur Heymans <arthur(a)aheymans.xyz> Gerrit-Comment-Date: Fri, 13 Oct 2023 19:43:23 +0000 Gerrit-HasComments: Yes Gerrit-Has-Labels: No Gerrit-MessageType: comment

1 0

[L] Change in coreboot[main]: soc/amd/genoa: Set up PCI resource
by Felix Held (Code Review) 13 Oct '23

13 Oct '23

Attention is currently required from: Arthur Heymans, Varshit Pandya. Felix Held has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/76521?usp=email ) Change subject: soc/amd/genoa: Set up PCI resource ...................................................................... Patch Set 4: (1 comment) Patchset: PS4: apart from selecting the PSP 2 Kconfig, CB:78342 will replace this patch -- To view, visit https://review.coreboot.org/c/coreboot/+/76521?usp=email To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: main Gerrit-Change-Id: I2f00b61624d7647fef4799517cb878ccb8e2e0af Gerrit-Change-Number: 76521 Gerrit-PatchSet: 4 Gerrit-Owner: Arthur Heymans <arthur(a)aheymans.xyz> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-CC: Felix Held <felix-coreboot(a)felixheld.de> Gerrit-CC: Stefan Reinauer <stefan.reinauer(a)coreboot.org> Gerrit-Attention: Varshit Pandya <pandyavarshit(a)gmail.com> Gerrit-Attention: Arthur Heymans <arthur(a)aheymans.xyz> Gerrit-Comment-Date: Fri, 13 Oct 2023 19:38:00 +0000 Gerrit-HasComments: Yes Gerrit-Has-Labels: No Gerrit-MessageType: comment

1 0

[M] Change in coreboot[main]: soc/amd/genoa: add PCI domain resource reporting
by Felix Held (Code Review) 13 Oct '23

13 Oct '23

Attention is currently required from: Arthur Heymans. Felix Held has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/78342?usp=email ) Change subject: soc/amd/genoa: add PCI domain resource reporting ...................................................................... Patch Set 2: (1 comment) Patchset: PS1: this patch will replace CB:76521 -- To view, visit https://review.coreboot.org/c/coreboot/+/78342?usp=email To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: main Gerrit-Change-Id: Ifcd655ea6d5565668ffee36d0d022b2b711c0b00 Gerrit-Change-Number: 78342 Gerrit-PatchSet: 2 Gerrit-Owner: Felix Held <felix-coreboot(a)felixheld.de> Gerrit-Reviewer: Arthur Heymans <arthur(a)aheymans.xyz> Gerrit-Attention: Arthur Heymans <arthur(a)aheymans.xyz> Gerrit-Comment-Date: Fri, 13 Oct 2023 19:37:18 +0000 Gerrit-HasComments: Yes Gerrit-Has-Labels: No Gerrit-MessageType: comment

1 0

[M] Change in coreboot[main]: soc/amd/genoa: add PCI domain resource reporting
by Felix Held (Code Review) 13 Oct '23

13 Oct '23

Attention is currently required from: Arthur Heymans. Hello Arthur Heymans, I'd like you to reexamine a change. Please visit https://review.coreboot.org/c/coreboot/+/78342?usp=email to look at the new patch set (#2). Change subject: soc/amd/genoa: add PCI domain resource reporting ...................................................................... soc/amd/genoa: add PCI domain resource reporting TEST=None Signed-off-by: Felix Held <felix-coreboot(a)felixheld.de> Signed-off-by: Arthur Heymans <arthur(a)aheymans.xyz> Change-Id: Ifcd655ea6d5565668ffee36d0d022b2b711c0b00 --- M src/soc/amd/genoa/Kconfig M src/soc/amd/genoa/Makefile.inc M src/soc/amd/genoa/chipset.cb A src/soc/amd/genoa/domain.c 4 files changed, 50 insertions(+), 0 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/42/78342/2 -- To view, visit https://review.coreboot.org/c/coreboot/+/78342?usp=email To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: main Gerrit-Change-Id: Ifcd655ea6d5565668ffee36d0d022b2b711c0b00 Gerrit-Change-Number: 78342 Gerrit-PatchSet: 2 Gerrit-Owner: Felix Held <felix-coreboot(a)felixheld.de> Gerrit-Reviewer: Arthur Heymans <arthur(a)aheymans.xyz> Gerrit-Attention: Arthur Heymans <arthur(a)aheymans.xyz> Gerrit-MessageType: newpatchset

1 0

[M] Change in coreboot[main]: soc/amd/genoa: add PCI domain resource reporting
by Felix Held (Code Review) 13 Oct '23

13 Oct '23

Felix Held has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/78342?usp=email ) Change subject: soc/amd/genoa: add PCI domain resource reporting ...................................................................... soc/amd/genoa: add PCI domain resource reporting TEST=None Signed-off-by: Felix Held <felix-coreboot(a)felixheld.de> Change-Id: Ifcd655ea6d5565668ffee36d0d022b2b711c0b00 --- M src/soc/amd/genoa/Kconfig M src/soc/amd/genoa/Makefile.inc M src/soc/amd/genoa/chipset.cb A src/soc/amd/genoa/domain.c 4 files changed, 50 insertions(+), 0 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/42/78342/1 diff --git a/src/soc/amd/genoa/Kconfig b/src/soc/amd/genoa/Kconfig index af4056a..a8f3a4d 100644 --- a/src/soc/amd/genoa/Kconfig +++ b/src/soc/amd/genoa/Kconfig @@ -13,6 +13,10 @@ select SOC_AMD_COMMON_BLOCK_AOAC select SOC_AMD_COMMON_BLOCK_BANKED_GPIOS select SOC_AMD_COMMON_BLOCK_CPUFREQ_FAM17H_19H + select SOC_AMD_COMMON_BLOCK_DATA_FABRIC + select SOC_AMD_COMMON_BLOCK_DATA_FABRIC_DOMAIN + select SOC_AMD_COMMON_BLOCK_DATA_FABRIC_MULTI_PCI_SEGMENT + select SOC_AMD_COMMON_BLOCK_DATA_FABRIC_EXTENDED_MMIO select SOC_AMD_COMMON_BLOCK_HAS_ESPI select SOC_AMD_COMMON_BLOCK_LPC select SOC_AMD_COMMON_BLOCK_NONCAR diff --git a/src/soc/amd/genoa/Makefile.inc b/src/soc/amd/genoa/Makefile.inc index 2877fea..de8e2f1 100644 --- a/src/soc/amd/genoa/Makefile.inc +++ b/src/soc/amd/genoa/Makefile.inc @@ -14,6 +14,7 @@ ramstage-y += aoac.c ramstage-y += chip.c +ramstage-y += domain.c ramstage-y += root_complex.c CPPFLAGS_common += -I$(src)/soc/amd/genoa/include diff --git a/src/soc/amd/genoa/chipset.cb b/src/soc/amd/genoa/chipset.cb index 6523617..cac8d4c 100644 --- a/src/soc/amd/genoa/chipset.cb +++ b/src/soc/amd/genoa/chipset.cb @@ -5,6 +5,7 @@ end device domain 0 on + ops genoa_pci_domain_ops device pci 00.0 alias gnb_0 on end device pci 00.2 alias iommu_0 off end device pci 00.3 alias rcec_0 off end @@ -72,6 +73,7 @@ end device domain 1 on + ops genoa_pci_domain_ops device pci 00.0 alias gnb_1 on end device pci 00.2 alias iommu_1 off end device pci 00.3 alias rcec_1 off end @@ -112,6 +114,7 @@ end device domain 2 on + ops genoa_pci_domain_ops device pci 00.0 alias gnb_2 on end device pci 00.2 alias iommu_2 off end device pci 00.3 alias rcec_2 off end @@ -152,6 +155,7 @@ end device domain 3 on + ops genoa_pci_domain_ops device pci 00.0 alias gnb_3 on end device pci 00.2 alias iommu_3 off end device pci 00.3 alias rcec_3 off end diff --git a/src/soc/amd/genoa/domain.c b/src/soc/amd/genoa/domain.c new file mode 100644 index 0000000..43e436a --- /dev/null +++ b/src/soc/amd/genoa/domain.c @@ -0,0 +1,41 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <amdblocks/data_fabric.h> +#include <amdblocks/root_complex.h> +#include <amdblocks/smn.h> +#include <arch/ioapic.h> +#include <console/console.h> +#include <device/device.h> +#include <types.h> + +#define IOHC_IOAPIC_BASE_ADDR_LO 0x2f0 + +static void genoa_domain_set_resources(struct device *domain) +{ + if (domain->link_list->bridge_ctrl & PCI_BRIDGE_CTL_VGA) { + printk(BIOS_DEBUG, "Setting VGA decoding for domain 0x%x\n", + domain->path.domain.domain); + const union df_vga_en vga_en = { + .ve = 1, + .dst_fabric_id = get_iohc_fabric_id(domain), + }; + data_fabric_broadcast_write32(DF_VGA_EN, vga_en.raw); + } + + pci_domain_set_resources(domain); + + /* Enable IOAPIC memory decoding */ + struct resource *res = probe_resource(domain, IOMMU_IOAPIC_IDX); + if (res) { + const uint32_t iohc_misc_base = get_iohc_misc_smn_base(domain); + uint32_t ioapic_base = smn_read32(iohc_misc_base | IOHC_IOAPIC_BASE_ADDR_LO); + ioapic_base |= (1 << 0); + smn_write32(iohc_misc_base | IOHC_IOAPIC_BASE_ADDR_LO, ioapic_base); + } +} + +struct device_operations genoa_pci_domain_ops = { + .read_resources = amd_pci_domain_read_resources, + .set_resources = genoa_domain_set_resources, + .scan_bus = amd_pci_domain_scan_bus, +}; -- To view, visit https://review.coreboot.org/c/coreboot/+/78342?usp=email To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: main Gerrit-Change-Id: Ifcd655ea6d5565668ffee36d0d022b2b711c0b00 Gerrit-Change-Number: 78342 Gerrit-PatchSet: 1 Gerrit-Owner: Felix Held <felix-coreboot(a)felixheld.de> Gerrit-MessageType: newchange

1 0

[XS] Change in coreboot[main]: socamd/common/data_fabric_helper: add pre-processor guards for ACPI
by Felix Held (Code Review) 13 Oct '23

13 Oct '23

Attention is currently required from: Fred Reitberger, Jason Glenesk, Matt DeVillier. Felix Held has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/78341?usp=email ) Change subject: socamd/common/data_fabric_helper: add pre-processor guards for ACPI ...................................................................... socamd/common/data_fabric_helper: add pre-processor guards for ACPI Signed-off-by: Felix Held <felix-coreboot(a)felixheld.de> Change-Id: Iec6e05bbe9fad7d78002560b78169dc293294af6 --- M src/soc/amd/common/block/data_fabric/data_fabric_helper.c 1 file changed, 4 insertions(+), 0 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/41/78341/1 diff --git a/src/soc/amd/common/block/data_fabric/data_fabric_helper.c b/src/soc/amd/common/block/data_fabric/data_fabric_helper.c index 0426af8..7a6e615 100644 --- a/src/soc/amd/common/block/data_fabric/data_fabric_helper.c +++ b/src/soc/amd/common/block/data_fabric/data_fabric_helper.c @@ -62,6 +62,7 @@ } } +#if CONFIG(HAVE_ACPI_TABLES) static const char *data_fabric_acpi_name(const struct device *dev) { const char *df_acpi_names[8] = { @@ -82,10 +83,13 @@ printk(BIOS_ERR, "%s: Unhandled device id 0x%x\n", __func__, dev->device); return NULL; } +#endif struct device_operations amd_data_fabric_ops = { .read_resources = noop_read_resources, .set_resources = noop_set_resources, +#if CONFIG(HAVE_ACPI_TABLES) .acpi_name = data_fabric_acpi_name, .acpi_fill_ssdt = acpi_device_write_pci_dev, +#endif }; -- To view, visit https://review.coreboot.org/c/coreboot/+/78341?usp=email To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: main Gerrit-Change-Id: Iec6e05bbe9fad7d78002560b78169dc293294af6 Gerrit-Change-Number: 78341 Gerrit-PatchSet: 1 Gerrit-Owner: Felix Held <felix-coreboot(a)felixheld.de> Gerrit-Reviewer: Fred Reitberger <reitbergerfred(a)gmail.com> Gerrit-Reviewer: Jason Glenesk <jason.glenesk(a)gmail.com> Gerrit-Reviewer: Matt DeVillier <matt.devillier(a)amd.corp-partner.google.com> Gerrit-Attention: Jason Glenesk <jason.glenesk(a)gmail.com> Gerrit-Attention: Matt DeVillier <matt.devillier(a)amd.corp-partner.google.com> Gerrit-Attention: Fred Reitberger <reitbergerfred(a)gmail.com> Gerrit-MessageType: newchange

1 0

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

coreboot-gerrit October 2023