Hello build bot (Jenkins),
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/26942
to look at the new patch set (#4).
Change subject: {arch,commonlib,cpu,device,drivers,lib,nb,sb}: Use "foo *bar" instead of "foo* bar"
......................................................................
{arch,commonlib,cpu,device,drivers,lib,nb,sb}: Use "foo *bar" instead of "foo* bar"
Change-Id: I8e4118c5c5d70719ad7dc5f9ff9f86d93fa498ac
Signed-off-by: Elyes HAOUAS <ehaouas(a)noos.fr>
---
M src/arch/x86/cpu.c
M src/commonlib/storage/mmc.c
M src/commonlib/storage/storage.c
M src/cpu/amd/pi/romstage.c
M src/cpu/intel/turbo/turbo.c
M src/cpu/via/nano/update_ucode.c
M src/device/device.c
M src/device/oprom/include/x86emu/regs.h
M src/device/oprom/yabel/compat/of.h
M src/device/oprom/yabel/debug.c
M src/device/oprom/yabel/debug.h
M src/device/oprom/yabel/vbe.c
M src/drivers/amd/agesa/oem_s3.c
M src/drivers/amd/agesa/state_machine.c
M src/drivers/aspeed/common/aspeed_coreboot.h
M src/drivers/i2c/tpm/tpm.c
M src/drivers/intel/fsp1_0/fsp_util.c
M src/drivers/intel/fsp1_0/fsp_util.h
M src/drivers/intel/fsp1_0/hob.c
M src/drivers/intel/gma/edid.c
M src/drivers/pc80/tpm/tis.c
M src/drivers/usb/ehci_debug.c
M src/drivers/usb/gadget.c
M src/drivers/xgi/common/xgi_coreboot.c
M src/lib/rtc.c
M src/northbridge/amd/amdht/h3gtopo.h
M src/northbridge/amd/amdht/ht_wrapper.c
M src/northbridge/amd/pi/agesawrapper.c
M src/northbridge/amd/pi/agesawrapper_call.h
M src/northbridge/intel/fsp_rangeley/fsp/chipset_fsp_util.c
M src/northbridge/intel/fsp_sandybridge/fsp/chipset_fsp_util.c
M src/northbridge/intel/gm45/iommu.c
M src/northbridge/intel/nehalem/raminit.c
M src/northbridge/intel/pineview/raminit.c
M src/northbridge/via/vx900/lpc.c
M src/southbridge/amd/agesa/hudson/amd_pci_int_types.h
M src/southbridge/amd/cimx/sb800/Amd.h
M src/southbridge/amd/cimx/sb800/AmdSbLib.h
M src/southbridge/amd/cimx/sb800/amd_pci_int_types.h
M src/southbridge/amd/cimx/sb800/late.c
M src/southbridge/amd/cimx/sb900/Amd.h
M src/southbridge/amd/cimx/sb900/AmdSbLib.h
M src/southbridge/amd/cimx/sb900/amd_pci_int_types.h
M src/southbridge/amd/cimx/sb900/late.c
M src/southbridge/amd/common/amd_pci_util.c
M src/southbridge/amd/common/amd_pci_util.h
M src/southbridge/amd/pi/hudson/amd_pci_int_types.h
M src/southbridge/amd/pi/hudson/gpio.c
M src/southbridge/amd/rs780/gfx.c
M src/southbridge/amd/rs780/rs780.c
M src/southbridge/amd/sr5650/sr5650.c
51 files changed, 92 insertions(+), 90 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/42/26942/4
--
To view, visit https://review.coreboot.org/26942
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newpatchset
Gerrit-Change-Id: I8e4118c5c5d70719ad7dc5f9ff9f86d93fa498ac
Gerrit-Change-Number: 26942
Gerrit-PatchSet: 4
Gerrit-Owner: Elyes HAOUAS <ehaouas(a)noos.fr>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Elyes HAOUAS has uploaded a new patch set (#3). ( https://review.coreboot.org/26942 )
Change subject: {arch,commonlib,cpu,device,drivers,lib,nb,sb}: Use "foo *bar" instead of "foo* bar"
......................................................................
{arch,commonlib,cpu,device,drivers,lib,nb,sb}: Use "foo *bar" instead of "foo* bar"
Change-Id: I8e4118c5c5d70719ad7dc5f9ff9f86d93fa498ac
Signed-off-by: Elyes HAOUAS <ehaouas(a)noos.fr>
---
M src/arch/x86/cpu.c
M src/commonlib/storage/mmc.c
M src/commonlib/storage/storage.c
M src/cpu/amd/pi/romstage.c
M src/cpu/intel/turbo/turbo.c
M src/cpu/via/nano/update_ucode.c
M src/device/device.c
M src/device/oprom/include/x86emu/regs.h
M src/device/oprom/yabel/compat/of.h
M src/device/oprom/yabel/debug.c
M src/device/oprom/yabel/debug.h
M src/device/oprom/yabel/vbe.c
M src/drivers/amd/agesa/oem_s3.c
M src/drivers/amd/agesa/state_machine.c
M src/drivers/aspeed/common/aspeed_coreboot.h
M src/drivers/i2c/tpm/tpm.c
M src/drivers/intel/fsp1_0/fsp_util.c
M src/drivers/intel/fsp1_0/fsp_util.h
M src/drivers/intel/fsp1_0/hob.c
M src/drivers/intel/gma/edid.c
M src/drivers/pc80/tpm/tis.c
M src/drivers/usb/ehci_debug.c
M src/drivers/usb/gadget.c
M src/drivers/xgi/common/xgi_coreboot.c
M src/lib/rtc.c
M src/northbridge/amd/amdht/h3gtopo.h
M src/northbridge/amd/amdht/ht_wrapper.c
M src/northbridge/amd/pi/agesawrapper.c
M src/northbridge/amd/pi/agesawrapper_call.h
M src/northbridge/intel/fsp_rangeley/fsp/chipset_fsp_util.c
M src/northbridge/intel/fsp_sandybridge/fsp/chipset_fsp_util.c
M src/northbridge/intel/gm45/iommu.c
M src/northbridge/intel/nehalem/raminit.c
M src/northbridge/intel/pineview/raminit.c
M src/northbridge/via/vx900/lpc.c
M src/southbridge/amd/agesa/hudson/amd_pci_int_types.h
M src/southbridge/amd/cimx/sb800/Amd.h
M src/southbridge/amd/cimx/sb800/AmdSbLib.h
M src/southbridge/amd/cimx/sb800/amd_pci_int_types.h
M src/southbridge/amd/cimx/sb800/late.c
M src/southbridge/amd/cimx/sb900/Amd.h
M src/southbridge/amd/cimx/sb900/AmdSbLib.h
M src/southbridge/amd/cimx/sb900/amd_pci_int_types.h
M src/southbridge/amd/cimx/sb900/late.c
M src/southbridge/amd/common/amd_pci_util.c
M src/southbridge/amd/common/amd_pci_util.h
M src/southbridge/amd/pi/hudson/amd_pci_int_types.h
M src/southbridge/amd/pi/hudson/gpio.c
M src/southbridge/amd/rs780/gfx.c
M src/southbridge/amd/rs780/rs780.c
M src/southbridge/amd/sr5650/sr5650.c
51 files changed, 90 insertions(+), 90 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/42/26942/3
--
To view, visit https://review.coreboot.org/26942
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newpatchset
Gerrit-Change-Id: I8e4118c5c5d70719ad7dc5f9ff9f86d93fa498ac
Gerrit-Change-Number: 26942
Gerrit-PatchSet: 3
Gerrit-Owner: Elyes HAOUAS <ehaouas(a)noos.fr>
Gerrit-CC: build bot (Jenkins) <no-reply(a)coreboot.org>
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/26942 )
Change subject: {arch,commonlib,cpu,device,drivers,lib,nb,sb}: Use "foo *bar" instead of "foo* bar"
......................................................................
Patch Set 1:
No Builds Executed
--
To view, visit https://review.coreboot.org/26942
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: comment
Gerrit-Change-Id: I8e4118c5c5d70719ad7dc5f9ff9f86d93fa498ac
Gerrit-Change-Number: 26942
Gerrit-PatchSet: 1
Gerrit-Owner: Elyes HAOUAS <ehaouas(a)noos.fr>
Gerrit-CC: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Comment-Date: Thu, 07 Jun 2018 09:34:28 +0000
Gerrit-HasComments: No
Gerrit-HasLabels: No
Elyes HAOUAS has uploaded a new patch set (#2). ( https://review.coreboot.org/26942 )
Change subject: {arch,commonlib,cpu,device,drivers,lib,nb,sb}: Use "foo *bar" instead of "foo* bar"
......................................................................
{arch,commonlib,cpu,device,drivers,lib,nb,sb}: Use "foo *bar" instead of "foo* bar"
Change-Id: I8e4118c5c5d70719ad7dc5f9ff9f86d93fa498ac
Signed-off-by: Elyes HAOUAS <ehaouas(a)noos.fr>
---
M src/arch/riscv/include/mcall.h
M src/arch/riscv/trap_handler.c
M src/arch/x86/cpu.c
M src/commonlib/storage/mmc.c
M src/commonlib/storage/storage.c
M src/cpu/amd/family_10h-family_15h/init_cpus.c
M src/cpu/amd/pi/romstage.c
M src/cpu/intel/turbo/turbo.c
M src/cpu/via/nano/update_ucode.c
M src/device/device.c
M src/device/oprom/include/x86emu/regs.h
M src/device/oprom/yabel/compat/of.h
M src/device/oprom/yabel/debug.c
M src/device/oprom/yabel/debug.h
M src/device/oprom/yabel/vbe.c
M src/drivers/amd/agesa/oem_s3.c
M src/drivers/amd/agesa/state_machine.c
M src/drivers/aspeed/common/aspeed_coreboot.h
M src/drivers/i2c/tpm/tpm.c
M src/drivers/intel/fsp1_0/fsp_util.c
M src/drivers/intel/fsp1_0/fsp_util.h
M src/drivers/intel/fsp1_0/hob.c
M src/drivers/intel/gma/edid.c
M src/drivers/pc80/tpm/tis.c
M src/drivers/usb/ehci_debug.c
M src/drivers/usb/gadget.c
M src/drivers/xgi/common/xgi_coreboot.c
M src/lib/rtc.c
M src/northbridge/amd/amdht/h3gtopo.h
M src/northbridge/amd/amdht/ht_wrapper.c
M src/northbridge/amd/pi/agesawrapper.c
M src/northbridge/amd/pi/agesawrapper_call.h
M src/northbridge/intel/fsp_rangeley/fsp/chipset_fsp_util.c
M src/northbridge/intel/fsp_sandybridge/fsp/chipset_fsp_util.c
M src/northbridge/intel/gm45/iommu.c
M src/northbridge/intel/nehalem/raminit.c
M src/northbridge/intel/pineview/raminit.c
M src/northbridge/via/vx900/lpc.c
M src/southbridge/amd/agesa/hudson/amd_pci_int_types.h
M src/southbridge/amd/cimx/sb800/Amd.h
M src/southbridge/amd/cimx/sb800/AmdSbLib.h
M src/southbridge/amd/cimx/sb800/amd_pci_int_types.h
M src/southbridge/amd/cimx/sb800/late.c
M src/southbridge/amd/cimx/sb900/Amd.h
M src/southbridge/amd/cimx/sb900/AmdSbLib.h
M src/southbridge/amd/cimx/sb900/amd_pci_int_types.h
M src/southbridge/amd/cimx/sb900/late.c
M src/southbridge/amd/common/amd_pci_util.c
M src/southbridge/amd/common/amd_pci_util.h
M src/southbridge/amd/pi/hudson/amd_pci_int_types.h
M src/southbridge/amd/pi/hudson/gpio.c
M src/southbridge/amd/rs780/gfx.c
M src/southbridge/amd/rs780/rs780.c
M src/southbridge/amd/sr5650/sr5650.c
54 files changed, 99 insertions(+), 99 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/42/26942/2
--
To view, visit https://review.coreboot.org/26942
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newpatchset
Gerrit-Change-Id: I8e4118c5c5d70719ad7dc5f9ff9f86d93fa498ac
Gerrit-Change-Number: 26942
Gerrit-PatchSet: 2
Gerrit-Owner: Elyes HAOUAS <ehaouas(a)noos.fr>
Elyes HAOUAS has uploaded a new patch set (#2). ( https://review.coreboot.org/26941 )
Change subject: src/soc: Use "foo *bar" instead of "foo* bar"
......................................................................
src/soc: Use "foo *bar" instead of "foo* bar"
Change-Id: I29cb248262414d94d84a6c23a6ac4ddf832da463
Signed-off-by: Elyes HAOUAS <ehaouas(a)noos.fr>
---
M src/soc/amd/common/block/include/amdblocks/amd_pci_util.h
M src/soc/intel/baytrail/include/soc/romstage.h
M src/soc/intel/baytrail/romstage/romstage.c
M src/soc/intel/braswell/pmutil.c
M src/soc/intel/braswell/ramstage.c
M src/soc/intel/cannonlake/bootblock/report_platform.c
M src/soc/intel/common/block/include/intelblocks/pmclib.h
M src/soc/intel/denverton_ns/pmutil.c
M src/soc/intel/fsp_baytrail/fsp/chipset_fsp_util.c
M src/soc/intel/fsp_broadwell_de/pmutil.c
M src/soc/intel/skylake/bootblock/report_platform.c
M src/soc/intel/skylake/me.c
M src/soc/nvidia/tegra/dc.h
M src/soc/nvidia/tegra124/clock.c
M src/soc/nvidia/tegra124/display.c
M src/soc/nvidia/tegra124/dp.c
M src/soc/nvidia/tegra124/include/soc/clock.h
M src/soc/nvidia/tegra210/clock.c
M src/soc/nvidia/tegra210/dc.c
M src/soc/nvidia/tegra210/dsi.c
M src/soc/nvidia/tegra210/flow_ctrl.c
M src/soc/nvidia/tegra210/include/soc/id.h
M src/soc/nvidia/tegra210/mtc.c
M src/soc/nvidia/tegra210/power.c
M src/soc/qualcomm/ipq806x/usb.c
M src/soc/samsung/exynos5250/include/soc/alternate_cbfs.h
M src/soc/samsung/exynos5250/include/soc/power.h
M src/soc/samsung/exynos5420/dp_lowlevel.c
M src/soc/samsung/exynos5420/include/soc/alternate_cbfs.h
M src/soc/samsung/exynos5420/include/soc/power.h
M src/soc/samsung/exynos5420/smp.c
31 files changed, 78 insertions(+), 78 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/41/26941/2
--
To view, visit https://review.coreboot.org/26941
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newpatchset
Gerrit-Change-Id: I29cb248262414d94d84a6c23a6ac4ddf832da463
Gerrit-Change-Number: 26941
Gerrit-PatchSet: 2
Gerrit-Owner: Elyes HAOUAS <ehaouas(a)noos.fr>