Change in coreboot[master]: vc/mediatek/mt8195: Enable VREF calibration at DDR3200 for enter/exit...

[Rex-BC Chen (Code Review)]

Attention is currently required from: Hung-Te Lin, Ryan Chuang, Yu-Ping Wu.
Hello Hung-Te Lin, Ryan Chuang, Yu-Ping Wu,

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/c/coreboot/+/56105

to look at the new patch set (#2).

Change subject: vc/mediatek/mt8195: Enable VREF calibration at DDR3200 for enter/exit S0 stability
......................................................................

vc/mediatek/mt8195: Enable VREF calibration at DDR3200 for enter/exit S0 stability

Signed-off-by: Ryan Chuang 
Change-Id: I9df776b393f6b6166d1d6f02d5e96bd7ebc4a707
---
M src/vendorcode/mediatek/mt8195/dramc/dramc_pi_main.c
1 file changed, 1 insertion(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/05/56105/2