[S] Change in coreboot[master]: soc/intel/cmn: Clear interrupt status after HECI-1 has been received

[Johnny Lin (Code Review)]

Attention is currently required from: Arthur Heymans, Marc Jones, Wonkyu Kim, Subrata Banik, Jonathan Zhang, Daocheng Bu, Rizwan Qureshi, Jingle Hsu, Sridhar Siricilla, Shuming Chu (Shuming), Shelly Chang.

Johnny Lin has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/66579 )

Change subject: soc/intel/cmn: Clear interrupt status after HECI-1 has been received
......................................................................

Patch Set 4:

(1 comment)

Commit Message:

https://review.coreboot.org/c/coreboot/+/66579/comment/beaf50d2_c327fe5f 
PS4, Line 15:  get_me_fw_version
> I didn't get you, get_me_fw_version() shouldn't be the last HECI command from coreboot to CSE in the […]

For our case we call get_me_fw_version after EOP and can see this issue. But I think this part of my commit message shouldn't be important and can be removed, since the Server ME spec requires clearing the interrupt.