[coreboot-gerrit] Change in coreboot[master]: nb/intel/ironlake: Cache cbmem and stage cache in romstage

[Arthur Heymans (Code Review)]

Hello build bot (Jenkins), Patrick Rudolph,

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/c/coreboot/+/37201

to look at the new patch set (#9).

Change subject: nb/intel/ironlake: Cache cbmem and stage cache in romstage
......................................................................

nb/intel/ironlake: Cache cbmem and stage cache in romstage

The compress postcar option will default to 'y' with this.

Change-Id: I8b495decc4d283e7f91a0cbdab3484165d0cadf6
Signed-off-by: Arthur Heymans 
---
M src/cpu/intel/model_2065x/Kconfig
M src/northbridge/intel/ironlake/Kconfig
M src/northbridge/intel/ironlake/raminit.c
3 files changed, 3 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/01/37201/9