coreboot-gerrit September 2020

coreboot-gerrit@coreboot.org

1 participants
2628 discussions

Change in coreboot[master]: soc/intel/alderlake/bootblock: Do initial SoC commit till bootblock
by Tim Wawrzynczak (Code Review) 01 Sep '20

01 Sep '20

Tim Wawrzynczak has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/44857 ) Change subject: soc/intel/alderlake/bootblock: Do initial SoC commit till bootblock ...................................................................... Patch Set 2: > Patch Set 1: > > > Patch Set 1: > > > > What's the status of this one vs. CB:44163 ? > > I will eventually delete CB:44163 for now as decided to go with P upstream first. is that okay ? Sounds good, thanks Subrata. -- To view, visit https://review.coreboot.org/c/coreboot/+/44857 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I204e692fabb84fce297bebee465f4ca624c6fe56 Gerrit-Change-Number: 44857 Gerrit-PatchSet: 2 Gerrit-Owner: Subrata Banik <subrata.banik(a)intel.com> Gerrit-Reviewer: Angel Pons <th3fanbus(a)gmail.com> Gerrit-Reviewer: Arthur Heymans <arthur(a)aheymans.xyz> Gerrit-Reviewer: Balaji Manigandan <balaji.manigandan(a)intel.com> Gerrit-Reviewer: Furquan Shaikh <furquan(a)google.com> Gerrit-Reviewer: Martin Roth <martinroth(a)google.com> Gerrit-Reviewer: Patrick Georgi <pgeorgi(a)google.com> Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org> Gerrit-Reviewer: Tim Wawrzynczak <twawrzynczak(a)chromium.org> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-Comment-Date: Tue, 01 Sep 2020 16:10:38 +0000 Gerrit-HasComments: No Gerrit-Has-Labels: No Gerrit-MessageType: comment

1 0

Change in coreboot[master]: cpu/x86/mp_init.c: Drop unused "MAX_APIC_IDS" macro
by HAOUAS Elyes (Code Review) 01 Sep '20

01 Sep '20

HAOUAS Elyes has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/44982 ) Change subject: cpu/x86/mp_init.c: Drop unused "MAX_APIC_IDS" macro ...................................................................... cpu/x86/mp_init.c: Drop unused "MAX_APIC_IDS" macro Change-Id: I2c91248be5d95bd1087a16fc6dca1c13107670b9 Signed-off-by: Elyes HAOUAS <ehaouas(a)noos.fr> --- M src/cpu/x86/mp_init.c 1 file changed, 0 insertions(+), 2 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/82/44982/1 diff --git a/src/cpu/x86/mp_init.c b/src/cpu/x86/mp_init.c index 5807831..667d830 100644 --- a/src/cpu/x86/mp_init.c +++ b/src/cpu/x86/mp_init.c @@ -28,8 +28,6 @@ #include <security/intel/stm/SmmStm.h> -#define MAX_APIC_IDS 256 - struct mp_callback { void (*func)(void *); void *arg; -- To view, visit https://review.coreboot.org/c/coreboot/+/44982 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I2c91248be5d95bd1087a16fc6dca1c13107670b9 Gerrit-Change-Number: 44982 Gerrit-PatchSet: 1 Gerrit-Owner: HAOUAS Elyes <ehaouas(a)noos.fr> Gerrit-MessageType: newchange

1 0

Change in coreboot[master]: soc/intel/cnl: Allow using the remaining Comet Lake FSPs
by Michael Niewöhner (Code Review) 01 Sep '20

01 Sep '20

Michael Niewöhner has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/44954 ) Change subject: soc/intel/cnl: Allow using the remaining Comet Lake FSPs ...................................................................... Patch Set 1: Code-Review+2 -- To view, visit https://review.coreboot.org/c/coreboot/+/44954 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I4272a6ee08e19769a8a17c93bb3ce2421be0bbc9 Gerrit-Change-Number: 44954 Gerrit-PatchSet: 1 Gerrit-Owner: Felix Singer <felixsinger(a)posteo.net> Gerrit-Reviewer: Michael Niewöhner Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org> Gerrit-Reviewer: Subrata Banik <subrata.banik(a)intel.com> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-CC: Paul Menzel <paulepanter(a)users.sourceforge.net> Gerrit-Comment-Date: Tue, 01 Sep 2020 13:48:25 +0000 Gerrit-HasComments: No Gerrit-Has-Labels: Yes Gerrit-MessageType: comment

1 0

Change in coreboot[master]: 3rdparty/fsp: Update submodule pointer to current master
by Michael Niewöhner (Code Review) 01 Sep '20

01 Sep '20

Michael Niewöhner has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/44953 ) Change subject: 3rdparty/fsp: Update submodule pointer to current master ...................................................................... Patch Set 1: Code-Review+2 Current CML Fsp has been tested successfully on l141cu/lemp9; Current KBL Fsp was tested on X11SSM-F -- To view, visit https://review.coreboot.org/c/coreboot/+/44953 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I50bac5a70425495832649e0d6d6e91aad623f25c Gerrit-Change-Number: 44953 Gerrit-PatchSet: 1 Gerrit-Owner: Felix Singer <felixsinger(a)posteo.net> Gerrit-Reviewer: Michael Niewöhner Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-CC: Paul Menzel <paulepanter(a)users.sourceforge.net> Gerrit-Comment-Date: Tue, 01 Sep 2020 13:48:19 +0000 Gerrit-HasComments: No Gerrit-Has-Labels: Yes Gerrit-MessageType: comment

1 0

Change in coreboot[master]: soc/intel/cnl: Add new Kconfig option which matches its FSPs name
by Michael Niewöhner (Code Review) 01 Sep '20

01 Sep '20

Michael Niewöhner has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/44952 ) Change subject: soc/intel/cnl: Add new Kconfig option which matches its FSPs name ...................................................................... Patch Set 1: Code-Review+2 -- To view, visit https://review.coreboot.org/c/coreboot/+/44952 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I44b717bb942fbcd359c7a06ef1a0ef4306697f64 Gerrit-Change-Number: 44952 Gerrit-PatchSet: 1 Gerrit-Owner: Felix Singer <felixsinger(a)posteo.net> Gerrit-Reviewer: Jeremy Soller <jeremy(a)system76.com> Gerrit-Reviewer: Michael Niewöhner Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-CC: Paul Menzel <paulepanter(a)users.sourceforge.net> Gerrit-Comment-Date: Tue, 01 Sep 2020 13:47:17 +0000 Gerrit-HasComments: No Gerrit-Has-Labels: Yes Gerrit-MessageType: comment

1 0

Change in coreboot[master]: soc/intel/alderlake/bootblock: Do initial SoC commit till bootblock
by Subrata Banik (Code Review) 01 Sep '20

01 Sep '20

Subrata Banik has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/44857 ) Change subject: soc/intel/alderlake/bootblock: Do initial SoC commit till bootblock ...................................................................... Patch Set 2: @Tim, if you can take a look -- To view, visit https://review.coreboot.org/c/coreboot/+/44857 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I204e692fabb84fce297bebee465f4ca624c6fe56 Gerrit-Change-Number: 44857 Gerrit-PatchSet: 2 Gerrit-Owner: Subrata Banik <subrata.banik(a)intel.com> Gerrit-Reviewer: Angel Pons <th3fanbus(a)gmail.com> Gerrit-Reviewer: Arthur Heymans <arthur(a)aheymans.xyz> Gerrit-Reviewer: Balaji Manigandan <balaji.manigandan(a)intel.com> Gerrit-Reviewer: Furquan Shaikh <furquan(a)google.com> Gerrit-Reviewer: Martin Roth <martinroth(a)google.com> Gerrit-Reviewer: Patrick Georgi <pgeorgi(a)google.com> Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org> Gerrit-Reviewer: Tim Wawrzynczak <twawrzynczak(a)chromium.org> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-Comment-Date: Tue, 01 Sep 2020 12:18:04 +0000 Gerrit-HasComments: No Gerrit-Has-Labels: No Gerrit-MessageType: comment

1 0

Change in gerrit-avatars[master]: Add my avatar
by Scott Chao (Code Review) 01 Sep '20

01 Sep '20

Hello Jenny Ro, I'd like you to do a code review. Please visit https://review.coreboot.org/c/gerrit-avatars/+/44977 to review the following change. Change subject: Add my avatar ...................................................................... Add my avatar Signed-off-by: jennyro <jenny_ro(a)wistron.corp-partner.google.com> Change-Id: I5a4ec9887704e6cef82a25831b5f7eedb2cfaab8 --- A 1002712.jpg 1 file changed, 0 insertions(+), 0 deletions(-) git pull ssh://review.coreboot.org:29418/gerrit-avatars refs/changes/77/44977/1 diff --git a/1002712.jpg b/1002712.jpg new file mode 100644 index 0000000..a05f7be --- /dev/null +++ b/1002712.jpg Binary files differ -- To view, visit https://review.coreboot.org/c/gerrit-avatars/+/44977 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: gerrit-avatars Gerrit-Branch: master Gerrit-Change-Id: I5a4ec9887704e6cef82a25831b5f7eedb2cfaab8 Gerrit-Change-Number: 44977 Gerrit-PatchSet: 1 Gerrit-Owner: Scott Chao <scott_chao(a)wistron.corp-partner.google.com> Gerrit-Reviewer: Jenny Ro <jenny_ro(a)wistron.corp-partner.google.com> Gerrit-MessageType: newchange

1 0

Change in coreboot[master]: mainboard: add Dell Latitude E7240
by HAOUAS Elyes (Code Review) 01 Sep '20

01 Sep '20

HAOUAS Elyes has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/40300 ) Change subject: mainboard: add Dell Latitude E7240 ...................................................................... Patch Set 2: (2 comments) https://review.coreboot.org/c/coreboot/+/40300/2/src/mainboard/dell/latitud… File src/mainboard/dell/latitude_e7240/Kconfig: https://review.coreboot.org/c/coreboot/+/40300/2/src/mainboard/dell/latitud… PS2, Line 6: select CPU_INTEL_HASWELL already selected by 'NORTHBRIDGE_INTEL_HASWELL' https://review.coreboot.org/c/coreboot/+/40300/2/src/mainboard/dell/latitud… PS2, Line 20: default dell/latitude_e7240 default "dell/latitude_e7240" -- To view, visit https://review.coreboot.org/c/coreboot/+/40300 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I6933bdbcc8d0bbb85d62657624740266284ac71c Gerrit-Change-Number: 40300 Gerrit-PatchSet: 2 Gerrit-Owner: Iru Cai (vimacs) <mytbk920423(a)gmail.com> Gerrit-Reviewer: Angel Pons <th3fanbus(a)gmail.com> Gerrit-Reviewer: Felix Held <felix-coreboot(a)felixheld.de> Gerrit-Reviewer: Iru Cai <mytbk920423(a)gmail.com> Gerrit-Reviewer: Martin Roth <martinroth(a)google.com> Gerrit-Reviewer: Patrick Georgi <pgeorgi(a)google.com> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-CC: HAOUAS Elyes <ehaouas(a)noos.fr> Gerrit-CC: Michał Żygowski <michal.zygowski(a)3mdeb.com> Gerrit-CC: Paul Menzel <paulepanter(a)users.sourceforge.net> Gerrit-Comment-Date: Tue, 01 Sep 2020 07:45:02 +0000 Gerrit-HasComments: Yes Gerrit-Has-Labels: No Gerrit-MessageType: comment

1 0

Change in coreboot[master]: mainboard: add Dell Latitude E7240
by Michał Żygowski (Code Review) 01 Sep '20

01 Sep '20

Michał Żygowski has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/40300 ) Change subject: mainboard: add Dell Latitude E7240 ...................................................................... Patch Set 2: Cool stuff. I have a Latitude 6430u I wanted to port, which have MEC5055 or MEC5054(?) too. Will gladly review it in free time. -- To view, visit https://review.coreboot.org/c/coreboot/+/40300 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I6933bdbcc8d0bbb85d62657624740266284ac71c Gerrit-Change-Number: 40300 Gerrit-PatchSet: 2 Gerrit-Owner: Iru Cai (vimacs) <mytbk920423(a)gmail.com> Gerrit-Reviewer: Angel Pons <th3fanbus(a)gmail.com> Gerrit-Reviewer: Felix Held <felix-coreboot(a)felixheld.de> Gerrit-Reviewer: Iru Cai <mytbk920423(a)gmail.com> Gerrit-Reviewer: Martin Roth <martinroth(a)google.com> Gerrit-Reviewer: Patrick Georgi <pgeorgi(a)google.com> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-CC: Michał Żygowski <michal.zygowski(a)3mdeb.com> Gerrit-CC: Paul Menzel <paulepanter(a)users.sourceforge.net> Gerrit-Comment-Date: Tue, 01 Sep 2020 07:36:39 +0000 Gerrit-HasComments: No Gerrit-Has-Labels: No Gerrit-MessageType: comment

1 0

Change in coreboot[master]: mainboard: add Dell Latitude E7240
by Iru Cai (vimacs) (Code Review) 01 Sep '20

01 Sep '20

Iru Cai (vimacs) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/40300 ) Change subject: mainboard: add Dell Latitude E7240 ...................................................................... Patch Set 2: (10 comments) Recreate the code with the logs dumped from an i5 laptop (previously it's using an i3 CPU). The GPIO and USB settings have changed. https://review.coreboot.org/c/coreboot/+/40300/1//COMMIT_MSG Commit Message: https://review.coreboot.org/c/coreboot/+/40300/1//COMMIT_MSG@12 PS1, Line 12: It just boots from USB with SeaBIOS and runs for more than one hour. > Wow. […] Ack https://review.coreboot.org/c/coreboot/+/40300/1/src/mainboard/dell/latitud… File src/mainboard/dell/latitude_e7240/acpi_tables.c: https://review.coreboot.org/c/coreboot/+/40300/1/src/mainboard/dell/latitud… PS1, Line 9: /* Disable USB ports in S3 by default */ : gnvs->s3u0 = 0; : gnvs->s3u1 = 0; : : /* Disable USB ports in S5 by default */ : gnvs->s5u0 = 0; : gnvs->s5u1 = 0; > Already zero Done https://review.coreboot.org/c/coreboot/+/40300/1/src/mainboard/dell/latitud… PS1, Line 17: // the lid is open by default. > That looks like old autoport: […] Done https://review.coreboot.org/c/coreboot/+/40300/1/src/mainboard/dell/latitud… File src/mainboard/dell/latitude_e7240/devicetree.cb: https://review.coreboot.org/c/coreboot/+/40300/1/src/mainboard/dell/latitud… PS1, Line 23: end > Pick these up and place them on the previous line? Done https://review.coreboot.org/c/coreboot/+/40300/1/src/mainboard/dell/latitud… PS1, Line 33: register "gen4_dec" = "0x00000000" > Already zero, can be dropped Done https://review.coreboot.org/c/coreboot/+/40300/1/src/mainboard/dell/latitud… PS1, Line 46: subsystemid 0x1028 0x05ca > Inherit this? Done https://review.coreboot.org/c/coreboot/+/40300/1/src/mainboard/dell/latitud… PS1, Line 100: : device pci 00.0 on # Host bridge Host bridge : subsystemid 0x1028 0x05ca : end : device pci 01.0 off # PCIe Bridge for discrete graphics : end : device pci 02.0 on # Internal graphics VGA controller : subsystemid 0x1028 0x05ca : end : device pci 03.0 on # Mini-HD audio Unsupported PCI device 8086:0a0c : subsystemid 0x1028 0x05ca : end > Move these above the "chip southbridge/intel/lynxpoint" entry? Done https://review.coreboot.org/c/coreboot/+/40300/1/src/mainboard/dell/latitud… File src/mainboard/dell/latitude_e7240/dsdt.asl: https://review.coreboot.org/c/coreboot/+/40300/1/src/mainboard/dell/latitud… PS1, Line 1: #define BRIGHTNESS_UP \_SB.PCI0.GFX0.INCB > Missing license header, and these are likely not being used Done https://review.coreboot.org/c/coreboot/+/40300/1/src/mainboard/dell/latitud… File src/mainboard/dell/latitude_e7240/ec.c: https://review.coreboot.org/c/coreboot/+/40300/1/src/mainboard/dell/latitud… PS1, Line 77: static int write_send(u8 *sdata, u8 c, unsigned count) > Please address Now this file is moved to ec/ in another patch. https://review.coreboot.org/c/coreboot/+/40300/2/src/superio/smsc/Makefile.… File src/superio/smsc/Makefile.inc: https://review.coreboot.org/c/coreboot/+/40300/2/src/superio/smsc/Makefile.… PS2, Line 16: subdirs-y += ece5048 gosh, I'm not going to add this yet... -- To view, visit https://review.coreboot.org/c/coreboot/+/40300 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I6933bdbcc8d0bbb85d62657624740266284ac71c Gerrit-Change-Number: 40300 Gerrit-PatchSet: 2 Gerrit-Owner: Iru Cai (vimacs) <mytbk920423(a)gmail.com> Gerrit-Reviewer: Angel Pons <th3fanbus(a)gmail.com> Gerrit-Reviewer: Felix Held <felix-coreboot(a)felixheld.de> Gerrit-Reviewer: Iru Cai <mytbk920423(a)gmail.com> Gerrit-Reviewer: Martin Roth <martinroth(a)google.com> Gerrit-Reviewer: Patrick Georgi <pgeorgi(a)google.com> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-CC: Paul Menzel <paulepanter(a)users.sourceforge.net> Gerrit-Comment-Date: Tue, 01 Sep 2020 07:30:40 +0000 Gerrit-HasComments: Yes Gerrit-Has-Labels: No Comment-In-Reply-To: build bot (Jenkins) <no-reply(a)coreboot.org> Comment-In-Reply-To: Paul Menzel <paulepanter(a)users.sourceforge.net> Comment-In-Reply-To: Angel Pons <th3fanbus(a)gmail.com> Gerrit-MessageType: comment

1 0

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

coreboot-gerrit September 2020