Paul Menzel has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/41998 )
Change subject: drivers/ipmi: Increase BMC waiting message level from DEBUG to INFO
......................................................................
drivers/ipmi: Increase BMC waiting message level from DEBUG to INFO
As the booting the system can be delayed for a noticeable amount of
time, often 60 seconds is the default, this is not a debug message.
Chose log level BIOS_INFO.
Change-Id: I941792148820c0e1d3fbc80197125fee8cedf09f
Signed-off-by: Paul Menzel <pmenzel(a)molgen.mpg.de>
---
M src/drivers/ipmi/ipmi_kcs_ops.c
1 file changed, 1 insertion(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/98/41998/1
diff --git a/src/drivers/ipmi/ipmi_kcs_ops.c b/src/drivers/ipmi/ipmi_kcs_ops.c
index a5a963e..edc8c18 100644
--- a/src/drivers/ipmi/ipmi_kcs_ops.c
+++ b/src/drivers/ipmi/ipmi_kcs_ops.c
@@ -88,7 +88,7 @@
if (conf && conf->wait_for_bmc && conf->bmc_boot_timeout) {
struct stopwatch sw;
stopwatch_init_msecs_expire(&sw, conf->bmc_boot_timeout * 1000);
- printk(BIOS_DEBUG, "IPMI: Waiting for BMC...\n");
+ printk(BIOS_INFO, "IPMI: Waiting for BMC...\n");
while (!stopwatch_expired(&sw)) {
if (inb(dev->path.pnp.port) != 0xff)
--
To view, visit https://review.coreboot.org/c/coreboot/+/41998
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I941792148820c0e1d3fbc80197125fee8cedf09f
Gerrit-Change-Number: 41998
Gerrit-PatchSet: 1
Gerrit-Owner: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-MessageType: newchange
Keith Hui has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/41049 )
Change subject: nb/intel/i440bx: DSDT upgrade
......................................................................
nb/intel/i440bx: DSDT upgrade
- Separate northbridge DSDT memory device into its own ACPI device,
in its own file, to be placed in the \_SB scope.
The existing file goes to \_SB.PCI0.
- Add PMCR register. It'll come in handy for S3 support.
- Add a memory device in ACPI to match ASUS P3B-F vendor DSDT.
Memory ranges between TOM and 4GB was declared available for MMIO,
now it is between TOM and (4GB - CONFIG_ROM_SIZE).
Change-Id: I2c74ef30a9bb48e02154f963b1ca3a4f5f3004df
Signed-off-by: Keith Hui <buurin(a)gmail.com>
---
A src/northbridge/intel/i440bx/acpi/i440bx.asl
M src/northbridge/intel/i440bx/acpi/sb_pci0_crs.asl
2 files changed, 66 insertions(+), 15 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/49/41049/1
diff --git a/src/northbridge/intel/i440bx/acpi/i440bx.asl b/src/northbridge/intel/i440bx/acpi/i440bx.asl
new file mode 100644
index 0000000..ae82625
--- /dev/null
+++ b/src/northbridge/intel/i440bx/acpi/i440bx.asl
@@ -0,0 +1,51 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+/* This file is part of the coreboot project. */
+
+/* i440bx Northbridge resources that sits on \_SB */
+
+Device (MEM1)
+{
+ Name (_HID, EisaId ("PNP0C01") /* System Board */) // _HID: Hardware ID
+ Method (_CRS, 0) // _CRS: Current Resource Settings
+ {
+ Name (BUF1, ResourceTemplate ()
+ {
+ Memory32Fixed (ReadWrite,
+ 0x00000000, // Address Base
+ 0x000A0000, // Address Length
+ )
+ Memory32Fixed (ReadOnly,
+ 0x000F0000, // Address Base
+ 0x00010000, // Address Length
+ )
+ /*
+ * Main memory. Length of this block will be adjusted to TOM1,
+ * TOM1-4GB is declared in sb_pci0_crs.asl for MMIO.
+ */
+ Memory32Fixed (ReadWrite,
+ 0x00100000, // Address Base
+ 0x00000000, // Address Length
+ _Y00)
+ /* Reserved for firmware flash */
+ Memory32Fixed (ReadOnly,
+ 0xFFFC0000, // Address Base
+ CONFIG_ROM_SIZE, // Address Length
+ _Y01)
+ })
+ CreateDWordField (BUF1, _Y00._LEN, EMLN) // _LEN: Length
+ CreateDWordField (BUF1, _Y01._BAS, FLSB) // _BAS: Base
+
+ /*
+ * Use ShiftLeft to avoid 64bit constant (for XP).
+ * This will work even if the OS does 32bit arithmetic, as
+ * 32bit (0x00000000 - TOM1) will wrap and give the same
+ * result as 64bit (0x100000000 - TOM1).
+ */
+
+ /* Top of 4GB */
+ ShiftLeft(0x10000000, 4, Local0)
+ FLSB = Local0 - CONFIG_ROM_SIZE;
+ EMLN = \_SB.PCI0.NB.TOM1 - 0x100000;
+ Return (BUF1) /* \_SB_.MEM1._CRS.BUF1 */
+ }
+}
diff --git a/src/northbridge/intel/i440bx/acpi/sb_pci0_crs.asl b/src/northbridge/intel/i440bx/acpi/sb_pci0_crs.asl
index 856b3e8..476be30 100644
--- a/src/northbridge/intel/i440bx/acpi/sb_pci0_crs.asl
+++ b/src/northbridge/intel/i440bx/acpi/sb_pci0_crs.asl
@@ -1,22 +1,22 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
-/* i440bx Northbridge */
+/* i440bx Northbridge resources that sits on \_SB.PCI0 */
Device (NB)
{
Name(_ADR, 0x00000000)
OperationRegion(PCIC, PCI_Config, 0x00, 0x100)
-}
-
-Field (NB.PCIC, AnyAcc, NoLock, Preserve)
-{
- Offset (0x67), // DRB7
- DRB7, 8,
-}
-
-Method(TOM1, 0) {
- /* Multiply by 8MB to get TOM */
- Return(ShiftLeft(DRB7, 23))
+ Field (PCIC, ByteAcc, NoLock, Preserve)
+ {
+ Offset (0x67), // DRB7
+ DRB7, 8,
+ Offset (0x7A), // PMCR
+ PMCR, 8
+ }
+ Method(TOM1, 0) {
+ /* Multiply by 8MB to get TOM */
+ Return(ShiftLeft(DRB7, 23))
+ }
}
Method(_CRS, 0) {
@@ -61,10 +61,10 @@
* 32bit (0x00000000 - TOM1) will wrap and give the same
* result as 64bit (0x100000000 - TOM1).
*/
- Store(TOM1, MM1B)
+ MM1B = \_SB.PCI0.NB.TOM1
ShiftLeft(0x10000000, 4, Local0)
- Subtract(Local0, TOM1, Local0)
- Store(Local0, MM1L)
+ Local0 -= CONFIG_ROM_SIZE
+ MM1L = Local0 - MM1B
Return(TMP)
}
--
To view, visit https://review.coreboot.org/c/coreboot/+/41049
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I2c74ef30a9bb48e02154f963b1ca3a4f5f3004df
Gerrit-Change-Number: 41049
Gerrit-PatchSet: 1
Gerrit-Owner: Keith Hui <buurin(a)gmail.com>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-MessageType: newchange
Keith Hui has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/41457 )
Change subject: sb/intel/i82371eb: Don't fill \_SB.PCI0.MBRS
......................................................................
sb/intel/i82371eb: Don't fill \_SB.PCI0.MBRS
Only two mainboard groups use this southbridge:
emulation/qemu-i440fx: Nothing creates or consumes this ACPI path.
asus/p2b: It only fills the (mostly static) PIIX4E PM/SMBus I/O
resources, which are being declared in DSDT.
It is not doing anything useful and causes ACPI errors in Linux
kernel[1][2], so it has to stop.
[1] https://review.coreboot.org/c/coreboot/+/38601
[2] https://review.coreboot.org/c/coreboot/+/38304
Change-Id: I770047610e02c08191613b57c989b3bc1d464684
Signed-off-by: Keith Hui <buurin(a)gmail.com>
---
M src/southbridge/intel/i82371eb/isa.c
1 file changed, 1 insertion(+), 9 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/57/41457/1
diff --git a/src/southbridge/intel/i82371eb/isa.c b/src/southbridge/intel/i82371eb/isa.c
index efbfb22..83e2789 100644
--- a/src/southbridge/intel/i82371eb/isa.c
+++ b/src/southbridge/intel/i82371eb/isa.c
@@ -104,21 +104,13 @@
#endif
}
-#if CONFIG(HAVE_ACPI_TABLES)
-static void southbridge_acpi_fill_ssdt_generator(const struct device *device)
-{
- acpigen_write_mainboard_resources("\\_SB.PCI0.MBRS", "_CRS");
- generate_cpu_entries(device);
-}
-#endif
-
static const struct device_operations isa_ops = {
.read_resources = sb_read_resources,
.set_resources = pci_dev_set_resources,
.enable_resources = pci_dev_enable_resources,
#if CONFIG(HAVE_ACPI_TABLES)
.write_acpi_tables = acpi_write_hpet,
- .acpi_fill_ssdt = southbridge_acpi_fill_ssdt_generator,
+ .acpi_fill_ssdt = generate_cpu_entries,
#endif
.init = isa_init,
.scan_bus = scan_static_bus,
--
To view, visit https://review.coreboot.org/c/coreboot/+/41457
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I770047610e02c08191613b57c989b3bc1d464684
Gerrit-Change-Number: 41457
Gerrit-PatchSet: 1
Gerrit-Owner: Keith Hui <buurin(a)gmail.com>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-MessageType: newchange
Hello Yu-Ping Wu,
I'd like you to do a code review. Please visit
https://review.coreboot.org/c/coreboot/+/42845
to review the following change.
Change subject: libpayload: cbgfx: Fix add_fractions() overflow reduction
......................................................................
libpayload: cbgfx: Fix add_fractions() overflow reduction
log2(1) is 0 and log2(0) is -1. If we have the int64_t 0xffffffff then
log2(0xffffffff >> 31) = log2(0x1) = 0, so the current reduction code
would not shift. That's a bad idea, though, since 0xffffffff when
interpreted as an int32_t would become a negative number.
We need to always shift one more than the current code does to get a
safe reduction. This also means we can get rid of another compare/branch
since -1 is the smallest result log2() can return, so the shift can no
longer go negative now.
Signed-off-by: Julius Werner <jwerner(a)chromium.org>
Change-Id: Ib1eb6364c35c26924804261c02171139cdbd1034
---
M payloads/libpayload/drivers/video/graphics.c
1 file changed, 3 insertions(+), 7 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/45/42845/1
diff --git a/payloads/libpayload/drivers/video/graphics.c b/payloads/libpayload/drivers/video/graphics.c
index 81d2bb9..97334af 100644
--- a/payloads/libpayload/drivers/video/graphics.c
+++ b/payloads/libpayload/drivers/video/graphics.c
@@ -85,13 +85,9 @@
n = (int64_t)f1->n * f2->d + (int64_t)f2->n * f1->d;
d = (int64_t)f1->d * f2->d;
/* Simplest way to reduce the fraction until fitting in int32_t */
- shift = log2(MAX(ABS(n), ABS(d)) >> 31);
- if (shift > 0) {
- n >>= shift;
- d >>= shift;
- }
- out->n = n;
- out->d = d;
+ shift = log2(MAX(ABS(n), ABS(d)) >> 31) + 1;
+ out->n = n >> shift;
+ out->d = d >> shift;
}
static void add_scales(struct scale *out,
--
To view, visit https://review.coreboot.org/c/coreboot/+/42845
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ib1eb6364c35c26924804261c02171139cdbd1034
Gerrit-Change-Number: 42845
Gerrit-PatchSet: 1
Gerrit-Owner: Julius Werner <jwerner(a)chromium.org>
Gerrit-Reviewer: Yu-Ping Wu <yupingso(a)google.com>
Gerrit-MessageType: newchange