coreboot-gerrit October 2020

coreboot-gerrit@coreboot.org

1 participants
3474 discussions

Change in coreboot[master]: nb/intel/i945/memmap.c: Use `postcar_enable_tseg_cache`
by Angel Pons (Code Review) 12 Mar '21

12 Mar '21

Angel Pons has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/45914 ) Change subject: nb/intel/i945/memmap.c: Use `postcar_enable_tseg_cache` ...................................................................... nb/intel/i945/memmap.c: Use `postcar_enable_tseg_cache` Also correct comments and clean up cosmetics of this function. Change-Id: I5f3720c02875f546f9dad4bb5582e97d91d39c0d Signed-off-by: Angel Pons <th3fanbus(a)gmail.com> --- M src/northbridge/intel/i945/memmap.c 1 file changed, 5 insertions(+), 6 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/14/45914/1 diff --git a/src/northbridge/intel/i945/memmap.c b/src/northbridge/intel/i945/memmap.c index c92e466..af32f39 100644 --- a/src/northbridge/intel/i945/memmap.c +++ b/src/northbridge/intel/i945/memmap.c @@ -85,11 +85,10 @@ { uintptr_t top_of_ram; - /* Cache 8 MiB region below the top of RAM and 2 MiB above top of - * RAM to cover both cbmem as the TSEG region. - */ + /* Cache 8 MiB region below the top of RAM to cover CBMEM */ top_of_ram = (uintptr_t)cbmem_top(); - postcar_frame_add_mtrr(pcf, top_of_ram - 8*MiB, 8*MiB, MTRR_TYPE_WRBACK); - postcar_frame_add_mtrr(pcf, northbridge_get_tseg_base(), - northbridge_get_tseg_size(), MTRR_TYPE_WRBACK); + postcar_frame_add_mtrr(pcf, top_of_ram - 8 * MiB, 8 * MiB, MTRR_TYPE_WRBACK); + + /* Cache the TSEG region */ + postcar_enable_tseg_cache(pcf); } -- To view, visit https://review.coreboot.org/c/coreboot/+/45914 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I5f3720c02875f546f9dad4bb5582e97d91d39c0d Gerrit-Change-Number: 45914 Gerrit-PatchSet: 1 Gerrit-Owner: Angel Pons <th3fanbus(a)gmail.com> Gerrit-MessageType: newchange

3 7

Change in coreboot[master]: nb/intel/sandybridge/memmap.c: Clean up includes
by Angel Pons (Code Review) 12 Mar '21

12 Mar '21

Angel Pons has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/45925 ) Change subject: nb/intel/sandybridge/memmap.c: Clean up includes ...................................................................... nb/intel/sandybridge/memmap.c: Clean up includes Drop unused includes and use <types.h> instead. Change-Id: I83d77c8da99567c004e96a15f485f338815036c1 Signed-off-by: Angel Pons <th3fanbus(a)gmail.com> --- M src/northbridge/intel/sandybridge/memmap.c 1 file changed, 2 insertions(+), 4 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/25/45925/1 diff --git a/src/northbridge/intel/sandybridge/memmap.c b/src/northbridge/intel/sandybridge/memmap.c index 38fa6e9..eaf146d 100644 --- a/src/northbridge/intel/sandybridge/memmap.c +++ b/src/northbridge/intel/sandybridge/memmap.c @@ -5,13 +5,11 @@ #include <arch/romstage.h> #include <device/pci_ops.h> #include <cbmem.h> -#include <cpu/intel/smm_reloc.h> #include <cpu/x86/mtrr.h> #include <cpu/x86/smm.h> -#include <program_loading.h> +#include <types.h> + #include "sandybridge.h" -#include <stddef.h> -#include <stdint.h> static uintptr_t northbridge_get_tseg_base(void) { -- To view, visit https://review.coreboot.org/c/coreboot/+/45925 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I83d77c8da99567c004e96a15f485f338815036c1 Gerrit-Change-Number: 45925 Gerrit-PatchSet: 1 Gerrit-Owner: Angel Pons <th3fanbus(a)gmail.com> Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org> Gerrit-MessageType: newchange

1 1

Change in coreboot[master]: [DO NOT MERGE] {soc,mb}/intel/dehydratedlake: Add empty SoC/mainboard
by Angel Pons (Code Review) 12 Mar '21

12 Mar '21

Angel Pons has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/45670 ) Change subject: [DO NOT MERGE] {soc,mb}/intel/dehydratedlake: Add empty SoC/mainboard ...................................................................... [DO NOT MERGE] {soc,mb}/intel/dehydratedlake: Add empty SoC/mainboard This lake got dried up. It contains a fraction of the code in other SoCs and is meant to be used as a base when adding support for new SoCs. It could be slimmed down even further, but this should be good enough. Change-Id: I5b1387b2826a7cad98c40d67cdc476c5d77ce0fd Signed-off-by: Angel Pons <th3fanbus(a)gmail.com> --- A src/mainboard/intel/dehydratedlake_rvp/Kconfig A src/mainboard/intel/dehydratedlake_rvp/Kconfig.name A src/mainboard/intel/dehydratedlake_rvp/board_info.txt A src/mainboard/intel/dehydratedlake_rvp/devicetree.cb A src/mainboard/intel/dehydratedlake_rvp/dsdt.asl A src/soc/intel/dehydratedlake/Kconfig A src/soc/intel/dehydratedlake/Makefile.inc A src/soc/intel/dehydratedlake/acpi.c A src/soc/intel/dehydratedlake/bootblock/bootblock.c A src/soc/intel/dehydratedlake/chip.c A src/soc/intel/dehydratedlake/chip.h A src/soc/intel/dehydratedlake/espi.c A src/soc/intel/dehydratedlake/fsp_params.c A src/soc/intel/dehydratedlake/gpio.c A src/soc/intel/dehydratedlake/i2c.c A src/soc/intel/dehydratedlake/include/soc/cpu.h A src/soc/intel/dehydratedlake/include/soc/gpe.h A src/soc/intel/dehydratedlake/include/soc/gpio.h A src/soc/intel/dehydratedlake/include/soc/gpio_defs.h A src/soc/intel/dehydratedlake/include/soc/gpio_soc_defs.h A src/soc/intel/dehydratedlake/include/soc/iomap.h A src/soc/intel/dehydratedlake/include/soc/irq.h A src/soc/intel/dehydratedlake/include/soc/itss.h A src/soc/intel/dehydratedlake/include/soc/me.h A src/soc/intel/dehydratedlake/include/soc/nvs.h A src/soc/intel/dehydratedlake/include/soc/p2sb.h A src/soc/intel/dehydratedlake/include/soc/pci_devs.h A src/soc/intel/dehydratedlake/include/soc/pcr_ids.h A src/soc/intel/dehydratedlake/include/soc/pm.h A src/soc/intel/dehydratedlake/include/soc/pmc.h A src/soc/intel/dehydratedlake/include/soc/ramstage.h A src/soc/intel/dehydratedlake/include/soc/smbus.h A src/soc/intel/dehydratedlake/include/soc/soc_chip.h A src/soc/intel/dehydratedlake/include/soc/systemagent.h A src/soc/intel/dehydratedlake/lockdown.c A src/soc/intel/dehydratedlake/p2sb.c A src/soc/intel/dehydratedlake/pmc.c A src/soc/intel/dehydratedlake/pmutil.c A src/soc/intel/dehydratedlake/reset.c A src/soc/intel/dehydratedlake/romstage/Makefile.inc A src/soc/intel/dehydratedlake/romstage/romstage.c A src/soc/intel/dehydratedlake/smihandler.c A src/soc/intel/dehydratedlake/smmrelocate.c A src/soc/intel/dehydratedlake/spi.c 44 files changed, 874 insertions(+), 0 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/70/45670/1 diff --git a/src/mainboard/intel/dehydratedlake_rvp/Kconfig b/src/mainboard/intel/dehydratedlake_rvp/Kconfig new file mode 100644 index 0000000..bab01c9 --- /dev/null +++ b/src/mainboard/intel/dehydratedlake_rvp/Kconfig @@ -0,0 +1,29 @@ +if BOARD_INTEL_DEHYDRATEDLAKE_RVP + +config BOARD_SPECIFIC_OPTIONS + def_bool y + select BOARD_ROMSIZE_KB_16384 + select HAVE_ACPI_RESUME + select HAVE_ACPI_TABLES + select SOC_INTEL_DEHYDRATEDLAKE + +config MAINBOARD_DIR + string + default "intel/dehydratedlake_rvp" + +config MAINBOARD_PART_NUMBER + string + default "Dehydrated Lake RVP" + +config MAINBOARD_FAMILY + string + default "Intel_dehydratedlake_rvp" + +config MAX_CPUS + int + default 8 + +config DIMM_SPD_SIZE + int + default 512 +endif diff --git a/src/mainboard/intel/dehydratedlake_rvp/Kconfig.name b/src/mainboard/intel/dehydratedlake_rvp/Kconfig.name new file mode 100644 index 0000000..b2ece12 --- /dev/null +++ b/src/mainboard/intel/dehydratedlake_rvp/Kconfig.name @@ -0,0 +1,2 @@ +config BOARD_INTEL_DEHYDRATEDLAKE_RVP + bool "Dehydrated Lake RVP" diff --git a/src/mainboard/intel/dehydratedlake_rvp/board_info.txt b/src/mainboard/intel/dehydratedlake_rvp/board_info.txt new file mode 100644 index 0000000..3be4e3e --- /dev/null +++ b/src/mainboard/intel/dehydratedlake_rvp/board_info.txt @@ -0,0 +1,6 @@ +Vendor name: Intel +Board name: Dehydrated Lake RVP +Category: eval +ROM protocol: SPI +ROM socketed: n +Flashrom support: n diff --git a/src/mainboard/intel/dehydratedlake_rvp/devicetree.cb b/src/mainboard/intel/dehydratedlake_rvp/devicetree.cb new file mode 100644 index 0000000..44c02ff --- /dev/null +++ b/src/mainboard/intel/dehydratedlake_rvp/devicetree.cb @@ -0,0 +1,10 @@ +chip soc/intel/dehydratedlake + + device cpu_cluster 0 on + device lapic 0 on end + end + + device domain 0 on + device pci 00.0 on end # Host Bridge + end +end diff --git a/src/mainboard/intel/dehydratedlake_rvp/dsdt.asl b/src/mainboard/intel/dehydratedlake_rvp/dsdt.asl new file mode 100644 index 0000000..8bb2332 --- /dev/null +++ b/src/mainboard/intel/dehydratedlake_rvp/dsdt.asl @@ -0,0 +1,18 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <acpi/acpi.h> + +DefinitionBlock( + "dsdt.aml", + "DSDT", + 0x02, // DSDT revision: ACPI v2.0 and up + OEM_ID, + ACPI_TABLE_CREATOR, + 0x20110725 // OEM revision +) +{ + // global NVS and variables + #include <soc/intel/common/block/acpi/acpi/globalnvs.asl> + + #include <southbridge/intel/common/acpi/sleepstates.asl> +} diff --git a/src/soc/intel/dehydratedlake/Kconfig b/src/soc/intel/dehydratedlake/Kconfig new file mode 100644 index 0000000..cad5286 --- /dev/null +++ b/src/soc/intel/dehydratedlake/Kconfig @@ -0,0 +1,119 @@ +config SOC_INTEL_DEHYDRATEDLAKE + bool + help + Intel Dehydrated Lake support + +if SOC_INTEL_DEHYDRATEDLAKE + +config CPU_SPECIFIC_OPTIONS + def_bool y + select ACPI_INTEL_HARDWARE_SLEEP_VALUES + select ARCH_BOOTBLOCK_X86_32 + select ARCH_RAMSTAGE_X86_32 + select ARCH_ROMSTAGE_X86_32 + select ARCH_VERSTAGE_X86_32 + select BOOT_DEVICE_SPI_FLASH_RW_NOMMAP_EARLY if BOOT_DEVICE_SPI_FLASH + select BOOT_DEVICE_SUPPORTS_WRITES + select CACHE_MRC_SETTINGS + select CPU_INTEL_FIRMWARE_INTERFACE_TABLE + select FSP_M_XIP + select GENERIC_GPIO_LIB + select HAVE_FSP_GOP + select HAVE_INTEL_FSP_REPO + select INTEL_DESCRIPTOR_MODE_CAPABLE + select HAVE_SMI_HANDLER + select IDT_IN_EVERY_STAGE + select INTEL_GMA_ACPI + select INTEL_GMA_ADD_VBT if RUN_FSP_GOP + select IOAPIC + select MRC_SETTINGS_PROTECT + select PARALLEL_MP + select PARALLEL_MP_AP_WORK + select MICROCODE_BLOB_UNDISCLOSED + select PLATFORM_USES_FSP2_1 + select FSP_PEIM_TO_PEIM_INTERFACE + select REG_SCRIPT + select PMC_GLOBAL_RESET_ENABLE_LOCK + select CPU_INTEL_COMMON_SMM + select SOC_INTEL_COMMON + select SOC_INTEL_COMMON_ACPI_WAKE_SOURCE + select SOC_INTEL_COMMON_BLOCK + select SOC_INTEL_COMMON_BLOCK_ACPI + select SOC_INTEL_COMMON_BLOCK_CHIP_CONFIG + select SOC_INTEL_COMMON_BLOCK_CPU + select SOC_INTEL_COMMON_BLOCK_CPU_MPINIT + select SOC_INTEL_COMMON_BLOCK_HDA + select SOC_INTEL_COMMON_BLOCK_SA + select SOC_INTEL_COMMON_BLOCK_SMM + select SOC_INTEL_COMMON_BLOCK_SMM_IO_TRAP + select SOC_INTEL_COMMON_BLOCK_THERMAL + select SOC_INTEL_COMMON_PCH_BASE + select SOC_INTEL_COMMON_RESET + select SOC_INTEL_COMMON_BLOCK_CAR + select SSE2 + select SUPPORT_CPU_UCODE_IN_CBFS + select TSC_MONOTONIC_TIMER + select UDELAY_TSC + select UDK_2017_BINDING + select DISPLAY_FSP_VERSION_INFO + select HECI_DISABLE_USING_SMM + select USE_INTEL_FSP_TO_CALL_COREBOOT_PUBLISH_MP_PPI + select USE_CAR_NEM_ENHANCED_V1 + +config DCACHE_RAM_BASE + default 0xdead0000 + +config DCACHE_RAM_SIZE + default 0x8000 + +config DCACHE_BSP_STACK_SIZE + hex + default 0x4000 + +config MAX_ROOT_PORTS + int + default 1 + +config SMM_TSEG_SIZE + hex + default 0x800000 + +config PCR_BASE_ADDRESS + hex + default 0xdeadbeef + help + This option allows you to select MMIO Base Address of sideband bus. + +config MMCONF_BASE_ADDRESS + hex + default 0xdeadbeef + +config DRIVERS_I2C_DESIGNWARE_CLOCK_MHZ + int + default 133 + +config FSP_HEADER_PATH + default "3rdparty/fsp/IceLakeFspBinPkg/Include" + +config FSP_FD_PATH + default "3rdparty/fsp/IceLakeFspBinPkg/Fsp.fd" + +config CONSOLE_UART_BASE_ADDRESS + hex + default 0xfe032000 + depends on INTEL_LPSS_UART_FOR_CONSOLE + +# Clock divider parameters for 115200 baud rate +config SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL + hex + default 0x30 + +config SOC_INTEL_COMMON_LPSS_UART_CLK_N_VAL + hex + default 0xc35 + +config C_ENV_BOOTBLOCK_SIZE + hex + default 0x4000 + +endif diff --git a/src/soc/intel/dehydratedlake/Makefile.inc b/src/soc/intel/dehydratedlake/Makefile.inc new file mode 100644 index 0000000..be8b70e --- /dev/null +++ b/src/soc/intel/dehydratedlake/Makefile.inc @@ -0,0 +1,44 @@ +ifeq ($(CONFIG_SOC_INTEL_DEHYDRATEDLAKE),y) + +subdirs-y += romstage +subdirs-y += ../../../cpu/intel/microcode +subdirs-y += ../../../cpu/intel/turbo +subdirs-y += ../../../cpu/x86/lapic +subdirs-y += ../../../cpu/x86/mtrr +subdirs-y += ../../../cpu/x86/smm +subdirs-y += ../../../cpu/x86/tsc + +# all (bootblock, verstage, romstage, postcar, ramstage) +all-y += i2c.c +all-y += pmutil.c + +bootblock-y += bootblock/bootblock.c +bootblock-y += espi.c +bootblock-y += gpio.c +bootblock-y += p2sb.c + +romstage-y += espi.c +romstage-y += gpio.c +romstage-y += reset.c + +ramstage-y += acpi.c +ramstage-y += chip.c +ramstage-y += espi.c +ramstage-y += fsp_params.c +ramstage-y += gpio.c +ramstage-y += lockdown.c +ramstage-y += p2sb.c +ramstage-y += pmc.c +ramstage-y += reset.c +ramstage-y += smmrelocate.c +ramstage-y += spi.c + +smm-y += gpio.c +smm-y += p2sb.c +smm-y += pmc.c +smm-y += pmutil.c +smm-y += smihandler.c + +CPPFLAGS_common += -I$(src)/soc/intel/dehydratedlake/include + +endif diff --git a/src/soc/intel/dehydratedlake/acpi.c b/src/soc/intel/dehydratedlake/acpi.c new file mode 100644 index 0000000..6e0ec29 --- /dev/null +++ b/src/soc/intel/dehydratedlake/acpi.c @@ -0,0 +1,38 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <acpi/acpi.h> +#include <acpi/acpi_gnvs.h> +#include <intelblocks/acpi.h> + +acpi_cstate_t *soc_get_cstate_map(size_t *entries) +{ + entries = 0; + return NULL; +} + +void soc_power_states_generation(int core_id, int cores_per_package) +{ +} + +void soc_fill_fadt(acpi_fadt_t *fadt) +{ +} + +uint32_t soc_read_sci_irq_select(void) +{ + return 0; +} + +void acpi_create_gnvs(struct global_nvs *gnvs) +{ +} + +uint32_t acpi_fill_soc_wake(uint32_t generic_pm1_en, const struct chipset_power_state *ps) +{ + return 0; +} + +int soc_madt_sci_irq_polarity(int sci) +{ + return 0; +} diff --git a/src/soc/intel/dehydratedlake/bootblock/bootblock.c b/src/soc/intel/dehydratedlake/bootblock/bootblock.c new file mode 100644 index 0000000..9780e3b --- /dev/null +++ b/src/soc/intel/dehydratedlake/bootblock/bootblock.c @@ -0,0 +1,17 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <bootblock_common.h> + +asmlinkage void bootblock_c_entry(uint64_t base_timestamp) +{ + /* Call lib/bootblock.c main */ + bootblock_main_with_basetime(base_timestamp); +} + +void bootblock_soc_early_init(void) +{ +} + +void bootblock_soc_init(void) +{ +} diff --git a/src/soc/intel/dehydratedlake/chip.c b/src/soc/intel/dehydratedlake/chip.c new file mode 100644 index 0000000..b93498d --- /dev/null +++ b/src/soc/intel/dehydratedlake/chip.c @@ -0,0 +1,15 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <device/device.h> +#include <intelblocks/acpi.h> + +#if CONFIG(HAVE_ACPI_TABLES) +const char *soc_acpi_name(const struct device *dev) +{ + return NULL; +} +#endif + +struct chip_operations soc_intel_dehydratedlake_ops = { + CHIP_NAME("Intel Dehydrated Lake") +}; diff --git a/src/soc/intel/dehydratedlake/chip.h b/src/soc/intel/dehydratedlake/chip.h new file mode 100644 index 0000000..09f5249 --- /dev/null +++ b/src/soc/intel/dehydratedlake/chip.h @@ -0,0 +1,20 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_CHIP_H_ +#define _SOC_CHIP_H_ + +#include <intelblocks/cfg.h> +#include <stdint.h> + +struct soc_intel_dehydratedlake_config { + + /* Common struct containing soc config data required by common code */ + struct soc_intel_common_config common_soc_config; + + /* TCC activation offset */ + uint32_t tcc_offset; +}; + +typedef struct soc_intel_dehydratedlake_config config_t; + +#endif diff --git a/src/soc/intel/dehydratedlake/espi.c b/src/soc/intel/dehydratedlake/espi.c new file mode 100644 index 0000000..969d314 --- /dev/null +++ b/src/soc/intel/dehydratedlake/espi.c @@ -0,0 +1,17 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <device/device.h> +#include <intelblocks/lpc_lib.h> + +const struct lpc_mmio_range *soc_get_fixed_mmio_ranges() +{ + return NULL; +} + +void soc_get_gen_io_dec_range(const struct device *dev, uint32_t *gen_io_dec) +{ +} + +void soc_setup_dmi_pcr_io_dec(uint32_t *gen_io_dec) +{ +} diff --git a/src/soc/intel/dehydratedlake/fsp_params.c b/src/soc/intel/dehydratedlake/fsp_params.c new file mode 100644 index 0000000..d12cf8f --- /dev/null +++ b/src/soc/intel/dehydratedlake/fsp_params.c @@ -0,0 +1,18 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <device/device.h> +#include <device/pci.h> +#include <fsp/api.h> +#include <intelblocks/lpss.h> + +/* UPD parameters to be initialized before SiliconInit */ +void platform_fsp_silicon_init_params_cb(FSPS_UPD *supd) +{ +} + +/* Return list of SOC LPSS controllers */ +const pci_devfn_t *soc_lpss_controllers_list(size_t *size) +{ + *size = 0; + return NULL; +} diff --git a/src/soc/intel/dehydratedlake/gpio.c b/src/soc/intel/dehydratedlake/gpio.c new file mode 100644 index 0000000..e375d9f --- /dev/null +++ b/src/soc/intel/dehydratedlake/gpio.c @@ -0,0 +1,16 @@ +/* SPDX-License-Identifier: GPL-2.0-or-later */ + +#include <intelblocks/gpio.h> +#include <stddef.h> + +const struct pad_community *soc_gpio_get_community(size_t *num_communities) +{ + *num_communities = 0; + return NULL; +} + +const struct pmc_to_gpio_route *soc_pmc_gpio_routes(size_t *num) +{ + *num = 0; + return NULL; +} diff --git a/src/soc/intel/dehydratedlake/i2c.c b/src/soc/intel/dehydratedlake/i2c.c new file mode 100644 index 0000000..54ec270 --- /dev/null +++ b/src/soc/intel/dehydratedlake/i2c.c @@ -0,0 +1,13 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <drivers/i2c/designware/dw_i2c.h> + +int dw_i2c_soc_devfn_to_bus(unsigned int devfn) +{ + return -1; +} + +int dw_i2c_soc_bus_to_devfn(unsigned int bus) +{ + return -1; +} diff --git a/src/soc/intel/dehydratedlake/include/soc/cpu.h b/src/soc/intel/dehydratedlake/include/soc/cpu.h new file mode 100644 index 0000000..5826e55 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/cpu.h @@ -0,0 +1,6 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_DEHYDRATEDLAKE_CPU_H_ +#define _SOC_DEHYDRATEDLAKE_CPU_H_ + +#endif diff --git a/src/soc/intel/dehydratedlake/include/soc/gpe.h b/src/soc/intel/dehydratedlake/include/soc/gpe.h new file mode 100644 index 0000000..925af18 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/gpe.h @@ -0,0 +1,8 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_GPE_H_ +#define _SOC_GPE_H_ + +#define GPE_MAX 0 + +#endif /* _SOC_GPE_H_ */ diff --git a/src/soc/intel/dehydratedlake/include/soc/gpio.h b/src/soc/intel/dehydratedlake/include/soc/gpio.h new file mode 100644 index 0000000..cffe631 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/gpio.h @@ -0,0 +1,9 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_DEHYDRATEDLAKE_GPIO_H_ +#define _SOC_DEHYDRATEDLAKE_GPIO_H_ + +#include <soc/gpio_defs.h> +#include <intelblocks/gpio.h> + +#endif diff --git a/src/soc/intel/dehydratedlake/include/soc/gpio_defs.h b/src/soc/intel/dehydratedlake/include/soc/gpio_defs.h new file mode 100644 index 0000000..a542edf --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/gpio_defs.h @@ -0,0 +1,17 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_DEHYDRATEDLAKE_GPIO_DEFS_H_ +#define _SOC_DEHYDRATEDLAKE_GPIO_DEFS_H_ + +#ifndef __ACPI__ +#include <stddef.h> +#endif +#include <soc/gpio_soc_defs.h> + +#define GPIO_NUM_PAD_CFG_REGS 2 + +#define NUM_GPI_STATUS_REGS 1 + +#define GPIO_MISCCFG 0 + +#endif diff --git a/src/soc/intel/dehydratedlake/include/soc/gpio_soc_defs.h b/src/soc/intel/dehydratedlake/include/soc/gpio_soc_defs.h new file mode 100644 index 0000000..2233cc6 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/gpio_soc_defs.h @@ -0,0 +1,6 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_DEHYDRATEDLAKE_GPIO_SOC_DEFS_H_ +#define _SOC_DEHYDRATEDLAKE_GPIO_SOC_DEFS_H_ + +#endif diff --git a/src/soc/intel/dehydratedlake/include/soc/iomap.h b/src/soc/intel/dehydratedlake/include/soc/iomap.h new file mode 100644 index 0000000..dd97f42 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/iomap.h @@ -0,0 +1,19 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_DEHYDRATEDLAKE_IOMAP_H_ +#define _SOC_DEHYDRATEDLAKE_IOMAP_H_ + +#define EARLY_I2C_BASE(x) 0 + +#define MCH_BASE_ADDRESS 0 + +#define HECI1_BASE_ADDRESS 0 + +#define ACPI_BASE_ADDRESS 0 + +#define TCO_BASE_ADDRESS 0 + +#define P2SB_BAR CONFIG_PCR_BASE_ADDRESS +#define P2SB_SIZE (-4 * MiB) + +#endif diff --git a/src/soc/intel/dehydratedlake/include/soc/irq.h b/src/soc/intel/dehydratedlake/include/soc/irq.h new file mode 100644 index 0000000..7dfb121 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/irq.h @@ -0,0 +1,10 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_IRQ_H_ +#define _SOC_IRQ_H_ + +#define LPSS_UART0_IRQ -2 +#define LPSS_UART1_IRQ -4 +#define LPSS_UART2_IRQ -6 + +#endif /* _SOC_IRQ_H_ */ diff --git a/src/soc/intel/dehydratedlake/include/soc/itss.h b/src/soc/intel/dehydratedlake/include/soc/itss.h new file mode 100644 index 0000000..f29e1c3 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/itss.h @@ -0,0 +1,10 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_ITSS_H_ +#define _SOC_ITSS_H_ + +#define ITSS_MAX_IRQ 0 +#define IRQS_PER_IPC 1 +#define NUM_IPC_REGS 0 + +#endif /* _SOC_ITSS_H_ */ diff --git a/src/soc/intel/dehydratedlake/include/soc/me.h b/src/soc/intel/dehydratedlake/include/soc/me.h new file mode 100644 index 0000000..9be7b67 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/me.h @@ -0,0 +1,44 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _DEHYDRATEDLAKE_ME_H_ +#define _DEHYDRATEDLAKE_ME_H_ + +/* ME Host Firmware Status register 1 */ +union me_hfsts1 { + u32 data; + struct { + u32 working_state: 4; + u32 mfg_mode: 1; + u32 fpt_bad: 1; + u32 operation_state: 3; + u32 fw_init_complete: 1; + u32 ft_bup_ld_flr: 1; + u32 update_in_progress: 1; + u32 error_code: 4; + u32 operation_mode: 4; + u32 reset_count: 4; + u32 boot_options_present: 1; + u32 reserved1: 1; + u32 bist_test_state: 1; + u32 bist_reset_request: 1; + u32 current_power_source: 2; + u32 reserved: 1; + u32 d0i3_support_valid: 1; + } __packed fields; +}; + +/* ME Host Firmware Status Register 3 */ +union me_hfsts3 { + u32 data; + struct { + u32 reserved_0: 4; + u32 fw_sku: 3; + u32 reserved_7: 2; + u32 reserved_9: 2; + u32 resered_11: 3; + u32 resered_14: 16; + u32 reserved_30: 2; + } __packed fields; +}; + +#endif /* _DEHYDRATEDLAKE_ME_H_ */ diff --git a/src/soc/intel/dehydratedlake/include/soc/nvs.h b/src/soc/intel/dehydratedlake/include/soc/nvs.h new file mode 100644 index 0000000..5129458 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/nvs.h @@ -0,0 +1,8 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_NVS_H_ +#define _SOC_NVS_H_ + +#include <intelblocks/nvs.h> + +#endif diff --git a/src/soc/intel/dehydratedlake/include/soc/p2sb.h b/src/soc/intel/dehydratedlake/include/soc/p2sb.h new file mode 100644 index 0000000..0114693 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/p2sb.h @@ -0,0 +1,11 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_DEHYDRATEDLAKE_P2SB_H_ +#define _SOC_DEHYDRATEDLAKE_P2SB_H_ + +#define HPTC_OFFSET 0 +#define HPTC_ADDR_ENABLE_BIT 0 + +#define PCH_P2SB_EPMASK0 0 + +#endif diff --git a/src/soc/intel/dehydratedlake/include/soc/pci_devs.h b/src/soc/intel/dehydratedlake/include/soc/pci_devs.h new file mode 100644 index 0000000..5c929b6 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/pci_devs.h @@ -0,0 +1,63 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_DEHYDRATEDLAKE_PCI_DEVS_H_ +#define _SOC_DEHYDRATEDLAKE_PCI_DEVS_H_ + +#include <device/pci_def.h> + +#define _PCH_DEVFN(slot, func) PCI_DEVFN(PCH_DEV_SLOT_ ## slot, func) + +#if !defined(__SIMPLE_DEVICE__) +#include <device/device.h> +#define _PCH_DEV(slot, func) pcidev_path_on_root(_PCH_DEVFN(slot, func)) +#else +#define _PCH_DEV(slot, func) PCI_DEV(-98, PCH_DEV_SLOT_ ## slot, func) +#endif + +/* System Agent Devices */ +#define SA_DEV_SLOT_ROOT 0x54 +#define SA_DEVFN_ROOT PCI_DEVFN(SA_DEV_SLOT_ROOT, -45) +#if defined(__SIMPLE_DEVICE__) +#define SA_DEV_ROOT PCI_DEV(-117, SA_DEV_SLOT_ROOT, -103) +#endif + +#define SA_DEV_SLOT_IGD -2 +#define SA_DEVFN_IGD PCI_DEVFN(SA_DEV_SLOT_IGD, -39) +#define SA_DEV_IGD PCI_DEV(42, SA_DEV_SLOT_IGD, 67) + +/* PCH Devices */ +#define PCH_DEV_SLOT_THERMAL 93 +#define PCH_DEVFN_THERMAL _PCH_DEVFN(THERMAL, 121) +#define PCH_DEV_THERMAL _PCH_DEV(THERMAL, -78) + +#define PCH_DEV_SLOT_XHCI 0xf3 +#define PCH_DEVFN_XHCI _PCH_DEVFN(XHCI, 88) +#define PCH_DEV_XHCI _PCH_DEV(XHCI, 97) + +#define PCH_DEV_SLOT_CSE 0xe2 +#define PCH_DEVFN_CSE _PCH_DEVFN(CSE, -3) +#define PCH_DEV_CSE _PCH_DEV(CSE, -5) + +#define PCH_DEV_SLOT_SIO2 0x66 +#define PCH_DEVFN_UART2 _PCH_DEVFN(SIO2, -62) +#define PCH_DEV_UART2 _PCH_DEV(SIO2, -32) + +#define PCH_DEV_SLOT_SIO3 0x99 +#define PCH_DEVFN_UART0 _PCH_DEVFN(SIO3, 50) +#define PCH_DEVFN_UART1 _PCH_DEVFN(SIO3, -1) +#define PCH_DEV_UART0 _PCH_DEV(SIO3, 45) +#define PCH_DEV_UART1 _PCH_DEV(SIO3, -37) + +#define PCH_DEV_SLOT_ESPI 0xaa +#define PCH_DEV_SLOT_LPC PCH_DEV_SLOT_ESPI +#define PCH_DEVFN_ESPI _PCH_DEVFN(ESPI, -1) +#define PCH_DEVFN_P2SB _PCH_DEVFN(ESPI, -4) +#define PCH_DEVFN_SMBUS _PCH_DEVFN(ESPI, -9) +#define PCH_DEVFN_SPI _PCH_DEVFN(ESPI, -2) +#define PCH_DEV_ESPI _PCH_DEV(ESPI, -6) +#define PCH_DEV_LPC PCH_DEV_ESPI +#define PCH_DEV_P2SB _PCH_DEV(ESPI, -7) +#define PCH_DEV_SMBUS _PCH_DEV(ESPI, -3) +#define PCH_DEV_SPI _PCH_DEV(ESPI, -8) + +#endif diff --git a/src/soc/intel/dehydratedlake/include/soc/pcr_ids.h b/src/soc/intel/dehydratedlake/include/soc/pcr_ids.h new file mode 100644 index 0000000..ae4f939 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/pcr_ids.h @@ -0,0 +1,12 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef SOC_DEHYDRATEDLAKE_PCR_H +#define SOC_DEHYDRATEDLAKE_PCR_H + +#define PID_DMI 0 +#define PID_PSTH 0 +#define PID_CSME0 0 +#define PID_RTC 0 +#define PID_ITSS 0 + +#endif diff --git a/src/soc/intel/dehydratedlake/include/soc/pm.h b/src/soc/intel/dehydratedlake/include/soc/pm.h new file mode 100644 index 0000000..c5685c4 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/pm.h @@ -0,0 +1,66 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_PM_H_ +#define _SOC_PM_H_ + +#define PM1_STS 0 +#define WAK_STS 0 +#define PWRBTN_STS 0 +#define PM1_EN 0 +#define PWRBTN_EN 0 +#define GBL_EN 0 +#define PM1_CNT 0 +#define SCI_EN 0 +#define SMI_EN 0 +#define ESPI_SMI_EN 0 +#define PERIODIC_EN 0 +#define TCO_SMI_EN 0 +#define MCSMI_EN 0 +#define APMC_EN 0 +#define SLP_SMI_EN 0 +#define EOS 0 +#define SMI_STS 0 +#define APM_STS_BIT 0 +#define SMI_ON_SLP_EN_STS_BIT 0 + +#define GPE0_REG_MAX 0 +#define GPE0_STS(x) 0 +#define GPE_STD 0 +#define GPE0_EN(x) 0 +#define PME_B0_EN 0 + +#define EN_BLOCK 0 + +#define ENABLE_SMI_PARAMS 0 + +#define PSS_RATIO_STEP 0 +#define PSS_MAX_ENTRIES 0 +#define PSS_LATENCY_TRANSITION 0 +#define PSS_LATENCY_BUSMASTER 0 + +#if !defined(__ACPI__) + +#include <acpi/acpi.h> +#include <soc/gpe.h> +#include <soc/iomap.h> +#include <soc/pmc.h> + +struct chipset_power_state { + uint16_t pm1_sts; + uint16_t pm1_en; + uint32_t pm1_cnt; + uint16_t tco1_sts; + uint16_t tco2_sts; + uint32_t gpe0_sts[4]; + uint32_t gpe0_en[4]; + uint32_t gen_pmcon_a; + uint32_t gen_pmcon_b; + uint32_t gblrst_cause[2]; + uint32_t prev_sleep_state; +} __packed; + +/* Get base address PMC memory mapped registers. */ +uint8_t *pmc_mmio_regs(void); + +#endif /* !defined(__ACPI__) */ +#endif diff --git a/src/soc/intel/dehydratedlake/include/soc/pmc.h b/src/soc/intel/dehydratedlake/include/soc/pmc.h new file mode 100644 index 0000000..f6d203e --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/pmc.h @@ -0,0 +1,27 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_DEHYDRATEDLAKE_PMC_H_ +#define _SOC_DEHYDRATEDLAKE_PMC_H_ + +#define ETR 0 +#define CF9_LOCK 0 +#define CF9_GLB_RST 0 + +#define PRSTS 0 + +#define GPIO_GPE_CFG 0 +#define GPE0_DWX_MASK 0 +#define GPE0_DW_SHIFT(x) 0 + +#define SCI_IRQ_ADJUST 0 +#define SCI_IRQ_SEL 0 + +#define SCIS_IRQ9 -8 +#define SCIS_IRQ10 -1 +#define SCIS_IRQ11 -2 +#define SCIS_IRQ20 -4 +#define SCIS_IRQ21 -5 +#define SCIS_IRQ22 -6 +#define SCIS_IRQ23 -7 + +#endif diff --git a/src/soc/intel/dehydratedlake/include/soc/ramstage.h b/src/soc/intel/dehydratedlake/include/soc/ramstage.h new file mode 100644 index 0000000..258a672 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/ramstage.h @@ -0,0 +1,6 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_RAMSTAGE_H_ +#define _SOC_RAMSTAGE_H_ + +#endif diff --git a/src/soc/intel/dehydratedlake/include/soc/smbus.h b/src/soc/intel/dehydratedlake/include/soc/smbus.h new file mode 100644 index 0000000..41f0d0a --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/smbus.h @@ -0,0 +1,21 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_DEHYDRATEDLAKE_SMBUS_H_ +#define _SOC_DEHYDRATEDLAKE_SMBUS_H_ + +#define TCO1_STS 0 +#define TCO_TIMEOUT 0 +#define TCO2_STS 0 +#define TCO_STS_SECOND_TO 0 +#define TCO_INTRD_DET 0 +#define TCO1_CNT 0 +#define TCO_LOCK 0 +#define TCO_TMR_HLT 0 +#define TCO2_CNT 0 +#define TCO_INTRD_SEL_MASK 0 +#define TCO_INTRD_SEL_SMI 0 +#define TCO_INTRD_SEL_INT 0 + +#define SMBUS_SLAVE_ADDR 0 + +#endif diff --git a/src/soc/intel/dehydratedlake/include/soc/soc_chip.h b/src/soc/intel/dehydratedlake/include/soc/soc_chip.h new file mode 100644 index 0000000..9676c46 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/soc_chip.h @@ -0,0 +1,8 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef _SOC_DEHYDRATEDLAKE_SOC_CHIP_H_ +#define _SOC_DEHYDRATEDLAKE_SOC_CHIP_H_ + +#include "../../chip.h" + +#endif /* _SOC_DEHYDRATEDLAKE_SOC_CHIP_H_ */ diff --git a/src/soc/intel/dehydratedlake/include/soc/systemagent.h b/src/soc/intel/dehydratedlake/include/soc/systemagent.h new file mode 100644 index 0000000..a6e6402 --- /dev/null +++ b/src/soc/intel/dehydratedlake/include/soc/systemagent.h @@ -0,0 +1,10 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef SOC_DEHYDRATEDLAKE_SYSTEMAGENT_H +#define SOC_DEHYDRATEDLAKE_SYSTEMAGENT_H + +#define CAPID0_A 0 + +#define BIOS_RESET_CPL 0 + +#endif diff --git a/src/soc/intel/dehydratedlake/lockdown.c b/src/soc/intel/dehydratedlake/lockdown.c new file mode 100644 index 0000000..f5012f5 --- /dev/null +++ b/src/soc/intel/dehydratedlake/lockdown.c @@ -0,0 +1,7 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <intelpch/lockdown.h> + +void soc_lockdown_config(int chipset_lockdown) +{ +} diff --git a/src/soc/intel/dehydratedlake/p2sb.c b/src/soc/intel/dehydratedlake/p2sb.c new file mode 100644 index 0000000..5ce4990 --- /dev/null +++ b/src/soc/intel/dehydratedlake/p2sb.c @@ -0,0 +1,7 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <intelblocks/p2sb.h> + +void p2sb_soc_get_sb_mask(uint32_t *ep_mask, size_t count) +{ +} diff --git a/src/soc/intel/dehydratedlake/pmc.c b/src/soc/intel/dehydratedlake/pmc.c new file mode 100644 index 0000000..4cebc30 --- /dev/null +++ b/src/soc/intel/dehydratedlake/pmc.c @@ -0,0 +1,8 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <intelblocks/pmclib.h> +#include <stdbool.h> + +void pmc_soc_set_afterg3_en(const bool on) +{ +} diff --git a/src/soc/intel/dehydratedlake/pmutil.c b/src/soc/intel/dehydratedlake/pmutil.c new file mode 100644 index 0000000..bec6841 --- /dev/null +++ b/src/soc/intel/dehydratedlake/pmutil.c @@ -0,0 +1,53 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#define __SIMPLE_DEVICE__ + +#include <device/device.h> +#include <intelblocks/pmclib.h> +#include <soc/pm.h> + +const char *const *soc_smi_sts_array(size_t *a) +{ + *a = 0; + return NULL; +} + +const char *const *soc_tco_sts_array(size_t *a) +{ + *a = 0; + return NULL; +} + +const char *const *soc_std_gpe_sts_array(size_t *a) +{ + *a = 0; + return NULL; +} + +uint8_t *pmc_mmio_regs(void) +{ + return NULL; +} + +uintptr_t soc_read_pmc_base(void) +{ + return 0; +} + +uint32_t *soc_pmc_etr_addr(void) +{ + return NULL; +} + +void soc_get_gpi_gpe_configs(uint8_t *dw0, uint8_t *dw1, uint8_t *dw2) +{ +} + +int soc_prev_sleep_state(const struct chipset_power_state *ps, int prev_sleep_state) +{ + return ACPI_S5; +} + +void soc_fill_power_state(struct chipset_power_state *ps) +{ +} diff --git a/src/soc/intel/dehydratedlake/reset.c b/src/soc/intel/dehydratedlake/reset.c new file mode 100644 index 0000000..ed8a30e --- /dev/null +++ b/src/soc/intel/dehydratedlake/reset.c @@ -0,0 +1,12 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <fsp/util.h> +#include <soc/intel/common/reset.h> + +void do_global_reset(void) +{ +} + +void chipset_handle_reset(uint32_t status) +{ +} diff --git a/src/soc/intel/dehydratedlake/romstage/Makefile.inc b/src/soc/intel/dehydratedlake/romstage/Makefile.inc new file mode 100644 index 0000000..da933d5 --- /dev/null +++ b/src/soc/intel/dehydratedlake/romstage/Makefile.inc @@ -0,0 +1,4 @@ +# SPDX-License-Identifier: GPL-2.0-only + +romstage-y += ../../../../cpu/intel/car/romstage.c +romstage-y += romstage.c diff --git a/src/soc/intel/dehydratedlake/romstage/romstage.c b/src/soc/intel/dehydratedlake/romstage/romstage.c new file mode 100644 index 0000000..056da92 --- /dev/null +++ b/src/soc/intel/dehydratedlake/romstage/romstage.c @@ -0,0 +1,7 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <arch/romstage.h> + +void mainboard_romstage_entry(void) +{ +} diff --git a/src/soc/intel/dehydratedlake/smihandler.c b/src/soc/intel/dehydratedlake/smihandler.c new file mode 100644 index 0000000..c0e91f9 --- /dev/null +++ b/src/soc/intel/dehydratedlake/smihandler.c @@ -0,0 +1,5 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <intelblocks/smihandler.h> + +const smi_handler_t southbridge_smi[32] = {}; diff --git a/src/soc/intel/dehydratedlake/smmrelocate.c b/src/soc/intel/dehydratedlake/smmrelocate.c new file mode 100644 index 0000000..e15e70f --- /dev/null +++ b/src/soc/intel/dehydratedlake/smmrelocate.c @@ -0,0 +1,20 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#include <cpu/intel/smm_reloc.h> +#include <types.h> + +void smm_relocation_handler(int cpu, uintptr_t curr_smbase, uintptr_t staggered_smbase) +{ +} + +void smm_info(uintptr_t *perm_smbase, size_t *perm_smsize, size_t *smm_save_state_size) +{ +} + +void smm_initialize(void) +{ +} + +void smm_relocate(void) +{ +} diff --git a/src/soc/intel/dehydratedlake/spi.c b/src/soc/intel/dehydratedlake/spi.c new file mode 100644 index 0000000..a95be42 --- /dev/null +++ b/src/soc/intel/dehydratedlake/spi.c @@ -0,0 +1,8 @@ +/* SPDX-License-Identifier: GPL-2.0-or-later */ + +#include <intelblocks/spi.h> + +int spi_soc_devfn_to_bus(unsigned int devfn) +{ + return -1; +} -- To view, visit https://review.coreboot.org/c/coreboot/+/45670 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I5b1387b2826a7cad98c40d67cdc476c5d77ce0fd Gerrit-Change-Number: 45670 Gerrit-PatchSet: 1 Gerrit-Owner: Angel Pons <th3fanbus(a)gmail.com> Gerrit-MessageType: newchange

2 5

Change in coreboot[master]: nb/intel/x4x: Put DMIBAR/EPBAR/MCHBAR registers into separate files
by Angel Pons (Code Review) 12 Mar '21

12 Mar '21

Angel Pons has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/45425 ) Change subject: nb/intel/x4x: Put DMIBAR/EPBAR/MCHBAR registers into separate files ...................................................................... nb/intel/x4x: Put DMIBAR/EPBAR/MCHBAR registers into separate files Tested with BUILD_TIMELESS=1, Asus P5QL PRO remains identical. Change-Id: I457fd753079fb9658d0b89a26003a0e83a32ade0 Signed-off-by: Angel Pons <th3fanbus(a)gmail.com> --- A src/northbridge/intel/x4x/registers/dmibar.h A src/northbridge/intel/x4x/registers/epbar.h A src/northbridge/intel/x4x/registers/mchbar.h M src/northbridge/intel/x4x/x4x.h 4 files changed, 113 insertions(+), 89 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/25/45425/1 diff --git a/src/northbridge/intel/x4x/registers/dmibar.h b/src/northbridge/intel/x4x/registers/dmibar.h new file mode 100644 index 0000000..6fef8d3 --- /dev/null +++ b/src/northbridge/intel/x4x/registers/dmibar.h @@ -0,0 +1,43 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef __X4X_REGISTERS_DMIBAR_H__ +#define __X4X_REGISTERS_DMIBAR_H__ + +#define DMIVCECH 0x000 /* 32bit */ +#define DMIPVCCAP1 0x004 /* 32bit */ + +#define DMIVC0RCAP 0x010 /* 32bit */ +#define DMIVC0RCTL 0x014 /* 32bit */ +#define DMIVC0RSTS 0x01a /* 16bit */ +#define VC0NP (1 << 1) + +#define DMIVC1RCAP 0x01c /* 32bit */ +#define DMIVC1RCTL 0x020 /* 32bit */ +#define DMIVC1RSTS 0x026 /* 16bit */ +#define VC1NP (1 << 1) + +#define DMIVCPRCAP 0x028 /* 32bit */ +#define DMIVCPRCTL 0x02c /* 32bit */ +#define DMIVCPRSTS 0x032 /* 16bit */ +#define VCPNP (1 << 1) + +#define DMIVCMRCAP 0x034 /* 32bit */ +#define DMIVCMRCTL 0x038 /* 32bit */ +#define DMIVCMRSTS 0x03e /* 16bit */ +#define VCMNP (1 << 1) + +#define DMIESD 0x044 /* 32bit */ + +#define DMILE1D 0x050 /* 32bit */ +#define DMILE1A 0x058 /* 64bit */ +#define DMILE2D 0x060 /* 32bit */ +#define DMILE2A 0x068 /* 64bit */ + +#define DMILCAP 0x084 /* 32bit */ +#define DMILCTL 0x088 /* 16bit */ +#define DMILSTS 0x08a /* 16bit */ + +#define DMIUESTS 0x1c4 /* 32bit */ +#define DMICESTS 0x1d0 /* 32bit */ + +#endif /* __X4X_REGISTERS_DMIBAR_H__ */ diff --git a/src/northbridge/intel/x4x/registers/epbar.h b/src/northbridge/intel/x4x/registers/epbar.h new file mode 100644 index 0000000..14ba313 --- /dev/null +++ b/src/northbridge/intel/x4x/registers/epbar.h @@ -0,0 +1,29 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef __X4X_REGISTERS_EPBAR_H__ +#define __X4X_REGISTERS_EPBAR_H__ + +#define EPPVCCAP1 0x004 /* 32bit */ +#define EPPVCCTL 0x00c /* 32bit */ + +#define EPVC0RCAP 0x010 /* 32bit */ +#define EPVC0RCTL 0x014 /* 32bit */ +#define EPVC0RSTS 0x01a /* 16bit */ + +#define EPVC1RCAP 0x01c /* 32bit */ +#define EPVC1RCTL 0x020 /* 32bit */ +#define EPVC1RSTS 0x026 /* 16bit */ + +#define EPVC1MTS 0x028 /* 32bit */ +#define EPVC1ITC 0x02c /* 32bit */ + +#define EPESD 0x044 /* 32bit */ + +#define EPLE1D 0x050 /* 32bit */ +#define EPLE1A 0x058 /* 64bit */ +#define EPLE2D 0x060 /* 32bit */ +#define EPLE2A 0x068 /* 64bit */ + +#define EP_PORTARB(x) (0x100 + 4 * (x)) /* 256bit */ + +#endif /* __X4X_REGISTERS_EPBAR_H__ */ diff --git a/src/northbridge/intel/x4x/registers/mchbar.h b/src/northbridge/intel/x4x/registers/mchbar.h new file mode 100644 index 0000000..e44078c --- /dev/null +++ b/src/northbridge/intel/x4x/registers/mchbar.h @@ -0,0 +1,38 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef __X4X_REGISTERS_MCHBAR_H__ +#define __X4X_REGISTERS_MCHBAR_H__ + +#define CHDECMISC 0x111 +#define STACKED_MEM (1 << 1) + +#define C0DRB0 0x200 +#define C0DRB1 0x202 +#define C0DRB2 0x204 +#define C0DRB3 0x206 +#define C0DRA01 0x208 +#define C0DRA23 0x20a +#define C0CKECTRL 0x260 + +#define C1DRB0 0x600 +#define C1DRB1 0x602 +#define C1DRB2 0x604 +#define C1DRB3 0x606 +#define C1DRA01 0x608 +#define C1DRA23 0x60a +#define C1CKECTRL 0x660 + +#define PMSTS_MCHBAR 0x0f14 /* Self refresh channel status */ +#define PMSTS_WARM_RESET (1 << 8) +#define PMSTS_BOTH_SELFREFRESH (3 << 0) + +#define CLKCFG_MCHBAR 0x0c00 +#define CLKCFG_FSBCLK_SHIFT 0 +#define CLKCFG_FSBCLK_MASK (7 << CLKCFG_FSBCLK_SHIFT) +#define CLKCFG_MEMCLK_SHIFT 4 +#define CLKCFG_MEMCLK_MASK (7 << CLKCFG_MEMCLK_SHIFT) +#define CLKCFG_UPDATE (1 << 12) + +#define SSKPD_MCHBAR 0x0c20 /* 64 bit */ + +#endif /* __X4X_REGISTERS_MCHBAR_H__ */ diff --git a/src/northbridge/intel/x4x/x4x.h b/src/northbridge/intel/x4x/x4x.h index ea34fe0..948f5f8 100644 --- a/src/northbridge/intel/x4x/x4x.h +++ b/src/northbridge/intel/x4x/x4x.h @@ -57,37 +57,7 @@ #define MCHBAR16_AND_OR(x, and, or) (MCHBAR16(x) = (MCHBAR16(x) & (and)) | (or)) #define MCHBAR32_AND_OR(x, and, or) (MCHBAR32(x) = (MCHBAR32(x) & (and)) | (or)) -#define CHDECMISC 0x111 -#define STACKED_MEM (1 << 1) - -#define C0DRB0 0x200 -#define C0DRB1 0x202 -#define C0DRB2 0x204 -#define C0DRB3 0x206 -#define C0DRA01 0x208 -#define C0DRA23 0x20a -#define C0CKECTRL 0x260 - -#define C1DRB0 0x600 -#define C1DRB1 0x602 -#define C1DRB2 0x604 -#define C1DRB3 0x606 -#define C1DRA01 0x608 -#define C1DRA23 0x60a -#define C1CKECTRL 0x660 - -#define PMSTS_MCHBAR 0x0f14 /* Self refresh channel status */ -#define PMSTS_WARM_RESET (1 << 8) -#define PMSTS_BOTH_SELFREFRESH (3 << 0) - -#define CLKCFG_MCHBAR 0x0c00 -#define CLKCFG_FSBCLK_SHIFT 0 -#define CLKCFG_FSBCLK_MASK (7 << CLKCFG_FSBCLK_SHIFT) -#define CLKCFG_MEMCLK_SHIFT 4 -#define CLKCFG_MEMCLK_MASK (7 << CLKCFG_MEMCLK_SHIFT) -#define CLKCFG_UPDATE (1 << 12) - -#define SSKPD_MCHBAR 0x0c20 /* 64 bit */ +#include "registers/mchbar.h" /* * DMIBAR @@ -97,42 +67,7 @@ #define DMIBAR16(x) (*((volatile u16 *)(DEFAULT_DMIBAR + (x)))) #define DMIBAR32(x) (*((volatile u32 *)(DEFAULT_DMIBAR + (x)))) -#define DMIVCECH 0x000 /* 32bit */ -#define DMIPVCCAP1 0x004 /* 32bit */ - -#define DMIVC0RCAP 0x010 /* 32bit */ -#define DMIVC0RCTL 0x014 /* 32bit */ -#define DMIVC0RSTS 0x01a /* 16bit */ -#define VC0NP (1 << 1) - -#define DMIVC1RCAP 0x01c /* 32bit */ -#define DMIVC1RCTL 0x020 /* 32bit */ -#define DMIVC1RSTS 0x026 /* 16bit */ -#define VC1NP (1 << 1) - -#define DMIVCPRCAP 0x028 /* 32bit */ -#define DMIVCPRCTL 0x02c /* 32bit */ -#define DMIVCPRSTS 0x032 /* 16bit */ -#define VCPNP (1 << 1) - -#define DMIVCMRCAP 0x034 /* 32bit */ -#define DMIVCMRCTL 0x038 /* 32bit */ -#define DMIVCMRSTS 0x03e /* 16bit */ -#define VCMNP (1 << 1) - -#define DMIESD 0x044 /* 32bit */ - -#define DMILE1D 0x050 /* 32bit */ -#define DMILE1A 0x058 /* 64bit */ -#define DMILE2D 0x060 /* 32bit */ -#define DMILE2A 0x068 /* 64bit */ - -#define DMILCAP 0x084 /* 32bit */ -#define DMILCTL 0x088 /* 16bit */ -#define DMILSTS 0x08a /* 16bit */ - -#define DMIUESTS 0x1c4 /* 32bit */ -#define DMICESTS 0x1d0 /* 32bit */ +#include "registers/dmibar.h" /* * EPBAR @@ -142,28 +77,7 @@ #define EPBAR16(x) (*((volatile u16 *)(DEFAULT_EPBAR + (x)))) #define EPBAR32(x) (*((volatile u32 *)(DEFAULT_EPBAR + (x)))) -#define EPPVCCAP1 0x004 /* 32bit */ -#define EPPVCCTL 0x00c /* 32bit */ - -#define EPVC0RCAP 0x010 /* 32bit */ -#define EPVC0RCTL 0x014 /* 32bit */ -#define EPVC0RSTS 0x01a /* 16bit */ - -#define EPVC1RCAP 0x01c /* 32bit */ -#define EPVC1RCTL 0x020 /* 32bit */ -#define EPVC1RSTS 0x026 /* 16bit */ - -#define EPVC1MTS 0x028 /* 32bit */ -#define EPVC1ITC 0x02c /* 32bit */ - -#define EPESD 0x044 /* 32bit */ - -#define EPLE1D 0x050 /* 32bit */ -#define EPLE1A 0x058 /* 64bit */ -#define EPLE2D 0x060 /* 32bit */ -#define EPLE2A 0x068 /* 64bit */ - -#define EP_PORTARB(x) (0x100 + 4 * (x)) /* 256bit */ +#include "registers/epbar.h" void x4x_early_init(void); void x4x_late_init(int s3resume); -- To view, visit https://review.coreboot.org/c/coreboot/+/45425 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I457fd753079fb9658d0b89a26003a0e83a32ade0 Gerrit-Change-Number: 45425 Gerrit-PatchSet: 1 Gerrit-Owner: Angel Pons <th3fanbus(a)gmail.com> Gerrit-Reviewer: Damien Zammit Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org> Gerrit-MessageType: newchange

1 2

Change in coreboot[master]: nb/intel/gm45: Put register definitions into separate files
by Angel Pons (Code Review) 12 Mar '21

12 Mar '21

Angel Pons has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/45450 ) Change subject: nb/intel/gm45: Put register definitions into separate files ...................................................................... nb/intel/gm45: Put register definitions into separate files MCHBAR registers are scattered throughout raminit, and located next to the code using them. Therefore, they have not been moved in this patch. Tested with BUILD_TIMELESS=1, Roda RK9 remains identical. Change-Id: I9bb3c907565ef2a278b748b1b7771dbd11d42df9 Signed-off-by: Angel Pons <th3fanbus(a)gmail.com> --- M src/northbridge/intel/gm45/gm45.h A src/northbridge/intel/gm45/registers/dmibar.h A src/northbridge/intel/gm45/registers/epbar.h A src/northbridge/intel/gm45/registers/host_bridge.h 4 files changed, 93 insertions(+), 68 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/50/45450/1 diff --git a/src/northbridge/intel/gm45/gm45.h b/src/northbridge/intel/gm45/gm45.h index 4c16abf..061bf2d 100644 --- a/src/northbridge/intel/gm45/gm45.h +++ b/src/northbridge/intel/gm45/gm45.h @@ -184,27 +184,8 @@ /* * D0:F0 */ -#define D0F0_EPBAR_LO 0x40 -#define D0F0_EPBAR_HI 0x44 -#define D0F0_MCHBAR_LO 0x48 -#define D0F0_MCHBAR_HI 0x4c -#define D0F0_GGC 0x52 -#define D0F0_DEVEN 0x54 -#define D0F0_PCIEXBAR_LO 0x60 -#define D0F0_PCIEXBAR_HI 0x64 -#define D0F0_DMIBAR_LO 0x68 -#define D0F0_DMIBAR_HI 0x6c -#define D0F0_PMBASE 0x78 -#define D0F0_PAM(x) (0x90 + (x)) /* 0-6 */ -#define D0F0_REMAPBASE 0x98 -#define D0F0_REMAPLIMIT 0x9a -#define D0F0_SMRAM 0x9d -#define D0F0_ESMRAMC 0x9e -#define D0F0_TOM 0xa0 -#define D0F0_TOUUD 0xa2 -#define D0F0_TOLUD 0xb0 -#define D0F0_SKPD 0xdc /* Scratchpad Data */ -#define D0F0_CAPID0 0xe0 + +#include "registers/host_bridge.h" /* * D1:F0 PEG @@ -361,29 +342,7 @@ #define DMIBAR16(x) *((volatile u16 *)(DEFAULT_DMIBAR + (x))) #define DMIBAR32(x) *((volatile u32 *)(DEFAULT_DMIBAR + (x))) -#define DMIVCECH 0x000 /* 32bit */ -#define DMIPVCCAP1 0x004 /* 32bit */ - -#define DMIVC0RCAP 0x010 /* 32bit */ -#define DMIVC0RCTL 0x014 /* 32bit */ -#define DMIVC0RSTS 0x01a /* 16bit */ -#define VC0NP (1 << 1) - -#define DMIVC1RCAP 0x01c /* 32bit */ -#define DMIVC1RCTL 0x020 /* 32bit */ -#define DMIVC1RSTS 0x026 /* 16bit */ -#define VC1NP (1 << 1) - -#define DMIESD 0x044 /* 32bit */ - -#define DMILE1D 0x050 /* 32bit */ -#define DMILE1A 0x058 /* 64bit */ -#define DMILE2D 0x060 /* 32bit */ -#define DMILE2A 0x068 /* 64bit */ - -#define DMILCAP 0x084 /* 32bit */ -#define DMILCTL 0x088 /* 16bit */ -#define DMILSTS 0x08a /* 16bit */ +#include "registers/dmibar.h" /* * EPBAR @@ -393,30 +352,7 @@ #define EPBAR16(x) *((volatile u16 *)(DEFAULT_EPBAR + (x))) #define EPBAR32(x) *((volatile u32 *)(DEFAULT_EPBAR + (x))) -#define EPPVCCAP1 0x004 /* 32bit */ -#define EPPVCCTL 0x00c /* 32bit */ - -#define EPVC0RCAP 0x010 /* 32bit */ -#define EPVC0RCTL 0x014 /* 32bit */ -#define EPVC0RSTS 0x01a /* 16bit */ - -#define EPVC1RCAP 0x01c /* 32bit */ -#define EPVC1RCTL 0x020 /* 32bit */ -#define EPVC1RSTS 0x026 /* 16bit */ - -#define EPVC1MTS 0x028 /* 32bit */ -#define EPVC1ITC 0x02c /* 32bit */ - -#define EPVC1IST 0x038 /* 64bit */ - -#define EPESD 0x044 /* 32bit */ - -#define EPLE1D 0x050 /* 32bit */ -#define EPLE1A 0x058 /* 64bit */ -#define EPLE2D 0x060 /* 32bit */ -#define EPLE2A 0x068 /* 64bit */ - -#define EP_PORTARB(x) (0x100 + 4 * (x)) /* 256bit */ +#include "registers/epbar.h" #ifndef __ACPI__ diff --git a/src/northbridge/intel/gm45/registers/dmibar.h b/src/northbridge/intel/gm45/registers/dmibar.h new file mode 100644 index 0000000..2ece871 --- /dev/null +++ b/src/northbridge/intel/gm45/registers/dmibar.h @@ -0,0 +1,30 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef __GM45_REGISTERS_DMIBAR_H__ +#define __GM45_REGISTERS_DMIBAR_H__ + +#define DMIVCECH 0x000 /* 32bit */ +#define DMIPVCCAP1 0x004 /* 32bit */ + +#define DMIVC0RCAP 0x010 /* 32bit */ +#define DMIVC0RCTL 0x014 /* 32bit */ +#define DMIVC0RSTS 0x01a /* 16bit */ +#define VC0NP (1 << 1) + +#define DMIVC1RCAP 0x01c /* 32bit */ +#define DMIVC1RCTL 0x020 /* 32bit */ +#define DMIVC1RSTS 0x026 /* 16bit */ +#define VC1NP (1 << 1) + +#define DMIESD 0x044 /* 32bit */ + +#define DMILE1D 0x050 /* 32bit */ +#define DMILE1A 0x058 /* 64bit */ +#define DMILE2D 0x060 /* 32bit */ +#define DMILE2A 0x068 /* 64bit */ + +#define DMILCAP 0x084 /* 32bit */ +#define DMILCTL 0x088 /* 16bit */ +#define DMILSTS 0x08a /* 16bit */ + +#endif /* __GM45_REGISTERS_DMIBAR_H__ */ diff --git a/src/northbridge/intel/gm45/registers/epbar.h b/src/northbridge/intel/gm45/registers/epbar.h new file mode 100644 index 0000000..6342844 --- /dev/null +++ b/src/northbridge/intel/gm45/registers/epbar.h @@ -0,0 +1,31 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef __GM45_REGISTERS_EPBAR_H__ +#define __GM45_REGISTERS_EPBAR_H__ + +#define EPPVCCAP1 0x004 /* 32bit */ +#define EPPVCCTL 0x00c /* 32bit */ + +#define EPVC0RCAP 0x010 /* 32bit */ +#define EPVC0RCTL 0x014 /* 32bit */ +#define EPVC0RSTS 0x01a /* 16bit */ + +#define EPVC1RCAP 0x01c /* 32bit */ +#define EPVC1RCTL 0x020 /* 32bit */ +#define EPVC1RSTS 0x026 /* 16bit */ + +#define EPVC1MTS 0x028 /* 32bit */ +#define EPVC1ITC 0x02c /* 32bit */ + +#define EPVC1IST 0x038 /* 64bit */ + +#define EPESD 0x044 /* 32bit */ + +#define EPLE1D 0x050 /* 32bit */ +#define EPLE1A 0x058 /* 64bit */ +#define EPLE2D 0x060 /* 32bit */ +#define EPLE2A 0x068 /* 64bit */ + +#define EP_PORTARB(x) (0x100 + 4 * (x)) /* 256bit */ + +#endif /* __GM45_REGISTERS_EPBAR_H__ */ diff --git a/src/northbridge/intel/gm45/registers/host_bridge.h b/src/northbridge/intel/gm45/registers/host_bridge.h new file mode 100644 index 0000000..4d50d39 --- /dev/null +++ b/src/northbridge/intel/gm45/registers/host_bridge.h @@ -0,0 +1,28 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef __GM45_REGISTERS_HOST_BRIDGE_H__ +#define __GM45_REGISTERS_HOST_BRIDGE_H__ + +#define D0F0_EPBAR_LO 0x40 +#define D0F0_EPBAR_HI 0x44 +#define D0F0_MCHBAR_LO 0x48 +#define D0F0_MCHBAR_HI 0x4c +#define D0F0_GGC 0x52 +#define D0F0_DEVEN 0x54 +#define D0F0_PCIEXBAR_LO 0x60 +#define D0F0_PCIEXBAR_HI 0x64 +#define D0F0_DMIBAR_LO 0x68 +#define D0F0_DMIBAR_HI 0x6c +#define D0F0_PMBASE 0x78 +#define D0F0_PAM(x) (0x90 + (x)) /* 0-6 */ +#define D0F0_REMAPBASE 0x98 +#define D0F0_REMAPLIMIT 0x9a +#define D0F0_SMRAM 0x9d +#define D0F0_ESMRAMC 0x9e +#define D0F0_TOM 0xa0 +#define D0F0_TOUUD 0xa2 +#define D0F0_TOLUD 0xb0 +#define D0F0_SKPD 0xdc /* Scratchpad Data */ +#define D0F0_CAPID0 0xe0 + +#endif /* __GM45_REGISTERS_HOST_BRIDGE_H__ */ -- To view, visit https://review.coreboot.org/c/coreboot/+/45450 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I9bb3c907565ef2a278b748b1b7771dbd11d42df9 Gerrit-Change-Number: 45450 Gerrit-PatchSet: 1 Gerrit-Owner: Angel Pons <th3fanbus(a)gmail.com> Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org> Gerrit-MessageType: newchange

2 3

Change in coreboot[master]: pcm_suspend_v1.45_20201028_mtcmosapi
by Roger Lu (Code Review) 11 Mar '21

11 Mar '21

Hello Roger Lu, I'd like you to do a code review. Please visit https://review.coreboot.org/c/coreboot/+/46876 to review the following change. Change subject: pcm_suspend_v1.45_20201028_mtcmosapi ...................................................................... pcm_suspend_v1.45_20201028_mtcmosapi Change-Id: Iabd48e9ad8e79027d46f4a4a658a69d9b8a9797c --- M src/soc/mediatek/mt8192/spm.c 1 file changed, 330 insertions(+), 330 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/76/46876/1 diff --git a/src/soc/mediatek/mt8192/spm.c b/src/soc/mediatek/mt8192/spm.c index 578a637..5613027 100644 --- a/src/soc/mediatek/mt8192/spm.c +++ b/src/soc/mediatek/mt8192/spm.c @@ -12,12 +12,12 @@ 0x3200001e, 0x6a00001e, 0x6e00001e, 0x6800001e, 0x6200001e, 0x6000001e, 0x5e00001e, 0x5c00001e, 0x6000001e, 0x5800001e, 0x5600001e, 0x5400001e, 0x5200001e, 0x5000001e, 0x4e00001e, 0x4c00001e, 0xd402001e, 0xee01001e, - 0x3a03001e, 0x0002001e, 0x3609001e, 0xfa01001e, 0xf601001e, 0xf201001e, + 0x3a03001e, 0x0002001e, 0x3c09001e, 0xfa01001e, 0xf601001e, 0xf201001e, 0xee01001e, 0x000f0f98, 0x300d0e00, 0x000fee00, 0x380d0100, 0x000f1160, 0x380d0200, 0x001c22d8, 0x01041218, 0x1c0423e1, 0x000c3262, 0x801c3303, 0xf0064014, 0x00090104, 0x831d2201, 0x801c40f8, 0xd0066010, 0x00090101, 0x831d3301, 0x150460f8, 0x000d0140, 0x18041101, 0x03931020, 0x001f0493, - 0x1393b912, 0x0400001f, 0x0000001e, 0xc0051198, 0x3fa02000, 0x00008005, + 0x1393bf12, 0x0400001f, 0x0000001e, 0xc0051198, 0x3fa02000, 0x00008005, 0x0000a005, 0x0000a005, 0x0000a005, 0xe1a70292, 0x0300f2a7, 0x82ac018c, 0x84ad03ad, 0x86ae05ae, 0x02ace2a5, 0x018b0300, 0x000802a8, 0x02ac2201, 0xf2a5e1a5, 0xa005ee97, 0x00000000, 0x01200000, 0x31060013, 0x0621500f, @@ -40,8 +40,8 @@ 0x21ac1144, 0x80c921a8, 0x31a821ac, 0x31b408c9, 0x2fa031a8, 0x31b680c9, 0x31681e04, 0x0600300f, 0x668c6908, 0x2fa008c9, 0x50ac51ac, 0x08c921a8, 0x21a821b4, 0x21b480c9, 0x20c921a8, 0x21a821b4, 0x21b490c9, 0x2fa021a8, - 0x21b698c9, 0x0f0d21a8, 0x21b41100, 0x08c921a8, 0x21a821b4, 0x21b420c9, - 0x80c921a8, 0x21a821b4, 0x21b490c9, 0x2fa021a8, 0x21b698c9, 0x81860300, + 0x21b698c9, 0x40c921a8, 0x21a821b4, 0x21b408c9, 0x20c921a8, 0x21a821b4, + 0x21b480c9, 0x90c921a8, 0x21a821b4, 0x98c92fa0, 0x008021b6, 0x81860300, 0x000c01a8, 0x31bc1104, 0x3f200040, 0x0100300f, 0x1120640d, 0x9dc906a8, 0x02202fa0, 0x06b66633, 0x28c921a8, 0x21a821b4, 0x21b4b0c9, 0x2fa021a8, 0x21b6c8c9, 0x0100300f, 0x11346008, 0x0600f000, 0x07160b0f, 0x7708000d, @@ -91,10 +91,10 @@ 0x7700660d, 0x52650007, 0x50c961a8, 0x61aa61b6, 0xffa571ac, 0xfe972fa0, 0x00800080, 0x38f00049, 0xffa704f0, 0x00c971a8, 0xe3050000, 0x71a871b4, 0xff0188c9, 0x1f17f700, 0x71b495fe, 0x178a71a8, 0xffa577b6, 0xfe972fa0, - 0x00800080, 0x37f00049, 0x61a8ffa7, 0xd1b94080, 0xc014ffa5, 0x00800812, - 0x00a0204c, 0x880466a8, 0x11866601, 0x049366ac, 0x78fe1f17, 0xc3090000, + 0x00800080, 0x37f00049, 0x61a8ffa7, 0x80154080, 0xffa5213a, 0x0810c014, + 0x41980080, 0x880466a8, 0x11866601, 0x049366ac, 0x78fe1f17, 0xc3090000, 0x000d61a8, 0x61b41106, 0x80c961a8, 0xffa561b6, 0xfe972fa0, 0x00200040, - 0xfe972fa0, 0x00800080, 0x37f00049, 0x61a8ffa7, 0x80144080, 0xffa5204e, + 0xfe972fa0, 0x00800080, 0x37f00049, 0x61a8ffa7, 0x80154080, 0xffa5214e, 0x0810c014, 0x41980080, 0x880466a8, 0x11866601, 0x000066ac, 0xc0f30180, 0x1130000c, 0x200c8414, 0xc3090000, 0x00a0a14d, 0x48fe1f17, 0x00208249, 0x000d61a8, 0x61b41106, 0x80c961a8, 0xffa561b6, 0xfe972fa0, 0x00200040, @@ -103,338 +103,338 @@ 0x00001130, 0x841cc309, 0x439b2006, 0x1afe1f17, 0x00208249, 0x30c961a8, 0x61a861b4, 0x61b6a8c9, 0x2fa0ffa5, 0x0080fe97, 0x006d8014, 0x07140000, 0x0700300f, 0x7780690d, 0x112061a8, 0x61ac61c0, 0x890461a8, 0x890411bd, - 0x61ac119c, 0x17844d06, 0x1102000c, 0xfd0881bb, 0x300f7184, 0x680d0800, - 0x00a08850, 0x890466a8, 0x76bc66fe, 0x890476a8, 0xc349629c, 0x52b60020, - 0x000c06a8, 0x831c6602, 0x00a0c0e6, 0x890461a8, 0x004011bc, 0x89042f20, - 0x61b6119d, 0xaef246f3, 0x418a21a8, 0x51fe7f1d, 0x46f32fa0, 0x07620007, + 0x61ac119c, 0x17844d06, 0x1102000c, 0xfd0821bb, 0x300f7184, 0x680d0800, + 0x00a08850, 0x890466a8, 0xf6be66fe, 0x000c06a8, 0x831c6602, 0x00a0c0f2, + 0x890461a8, 0x004011bc, 0x89042f20, 0x61b6119d, 0x890476a8, 0x8693629c, + 0x52b66ea1, 0xaef246f3, 0x418a21a8, 0x51fe7f1d, 0x46f32fa0, 0x07620007, 0x4670ac49, 0x0200300f, 0x2204670d, 0x07003000, 0x718a11a8, 0x20fc8315, 0x0100300f, 0x12006708, 0x124c2498, 0x670d13ac, 0x1f161304, 0x100fabff, 0x00800700, 0x300f0192, 0x600d0100, 0x93bb11dc, 0x8949ffa7, 0x049908f0, 0x21a8824c, 0x080f18c9, 0x21ac0700, 0x96ff1f17, 0x46920000, 0x13744706, 0x770668c9, 0xffa51374, 0xfe972fa0, 0x00200040, 0x05f08949, 0x0870824c, 0xcc6421a8, 0x040f0020, 0x21ac0700, 0x7eff1f17, 0x46920000, 0x13744706, - 0x770670c9, 0xffa51374, 0xfe972fa0, 0x00800080, 0x300f0192, 0x600d0b00, - 0xf000b934, 0x0b0f0100, 0x000d0616, 0xffa76a08, 0x1910f006, 0xa904f006, - 0xa9ecff06, 0x19084106, 0x51b84080, 0x2fa0ffa5, 0x0080fe97, 0x0d800000, - 0x300f019a, 0x6a0d0600, 0x00076624, 0x56a81d61, 0x000066b9, 0x00070710, - 0x300f1d62, 0x680d0100, 0x06a81150, 0x04003dc9, 0xf1068800, 0xf20661dc, - 0x08ac71d4, 0x2fa0ffa5, 0x0080fe97, 0x8c890300, 0x1c004006, 0x1140000c, - 0x20c88114, 0xb7a86408, 0x1c004006, 0x1100200c, 0x1f1741be, 0x139859fc, - 0x1c004006, 0x1100200c, 0x4006a1be, 0x080c1c00, 0x51be1100, 0x74ff1f17, - 0x00a08149, 0x1c004006, 0x1100200c, 0x4006a1bc, 0x400c1c00, 0x81151100, - 0x67082006, 0x00a0bb08, 0x1c004006, 0x1100200c, 0x030061b9, 0x01a88186, - 0x1100040c, 0x059301bb, 0x44100000, 0x3aff1f17, 0x00a0294c, 0x0100300f, - 0x1150680d, 0x890406a8, 0x06b66691, 0x0200300f, 0x224c680d, 0x11a81398, - 0x00208464, 0x04100000, 0xe8fb1f17, 0x12e0f106, 0x1c004006, 0x11bc8904, - 0xf50f0000, 0x96fb1f17, 0x1c007006, 0x3204f306, 0x890483f3, 0x83f211b6, - 0x400615ac, 0x200c1c00, 0x80151100, 0x0000206a, 0x20000880, 0x02000100, - 0x00070200, 0x04931864, 0xccfc1f17, 0x00a0a14c, 0x0700300f, 0x7720610d, - 0x28640007, 0x61287b4e, 0x87870300, 0x61ac1298, 0x1d430007, 0x20c9618a, - 0x0710000f, 0x0000c7f2, 0x00070104, 0x04002d61, 0x00070280, 0x00077d61, - 0x00071865, 0x00072865, 0x0b451d43, 0x000d0020, 0xc7f26130, 0xf006f19f, - 0xf0061910, 0x7006a904, 0xffa5a900, 0xfe972fa0, 0x00200040, 0xf1050000, - 0x44100000, 0x1b007006, 0xc4fe1f17, 0x05f0514c, 0x00000593, 0x1f174410, - 0xb398bdfe, 0x00000593, 0x1f174410, 0x9398b7fe, 0xf1040000, 0x70060593, - 0x00001b00, 0x1f174410, 0xa398adfe, 0x00000593, 0x1f174410, 0xb398a7fe, - 0x00000593, 0x1f174410, 0x7398a1fe, 0x00000593, 0x1f174410, 0x93989bfe, - 0x31080000, 0x1b48f106, 0x1b004006, 0x11958904, 0x48ff1f16, 0x1b007006, - 0x04f0084c, 0x0020444c, 0x17a8f306, 0x52fc1f17, 0xe3040000, 0x8d610007, - 0x78c961a8, 0x12ff1f16, 0x008061ac, 0x300f0192, 0x60080d00, 0xf000d134, - 0x0b0f0600, 0x000d0716, 0xffa77908, 0x6110f006, 0x8a890300, 0x09ac89b4, - 0x1a004006, 0x1100200c, 0x20848015, 0x41880300, 0x1f170493, 0x03a82bfc, - 0x0100300f, 0x113c610d, 0x890406a8, 0x831466f3, 0x0000c0fa, 0x00000780, - 0x000f0604, 0x00070110, 0x86f26764, 0x16fc1f17, 0x43100000, 0x02000200, - 0x00071198, 0x784e2765, 0xeef386f2, 0x20c9618a, 0x0600300f, 0x6620610d, - 0xc506c6f2, 0x03001618, 0x0300028a, 0x11ac8887, 0x78a811a8, 0x03008189, - 0x20000888, 0x71ac0200, 0x71a853a8, 0x51ac3188, 0x27650007, 0x1a004006, - 0x1100200c, 0x030061b9, 0x01a88186, 0x1100040c, 0x059301bb, 0x44100000, - 0x14fe1f17, 0x00a0214c, 0x0100300f, 0x1150680d, 0x890406a8, 0x06b66692, - 0x1a004006, 0x1100200c, 0x4006a1bc, 0x400c1a00, 0x80151100, 0x670820c6, - 0x00a0dc08, 0x00208249, 0xc4fb1f17, 0x43100000, 0x1a004006, 0x1100200c, - 0x4006a1be, 0x080c1a00, 0x51be1100, 0x04fe1f17, 0x00a0094c, 0x1a004006, - 0x1100200c, 0x1f1741be, 0x0393d3fa, 0x1a004006, 0x1140000c, 0x000021bb, - 0x434c0180, 0x64080470, 0xa8f2d7a8, 0x07a8f306, 0x9cfb1f17, 0xe3040000, - 0x890461a8, 0x61ac1190, 0x01800000, 0x0370034d, 0x0400300f, 0x444c680d, - 0xa872f94f, 0x806431a8, 0x1f170020, 0x31ac7ffa, 0x1a004006, 0x119c8904, - 0x30fa1f17, 0x1af0ff06, 0x14e0c106, 0x580c218c, 0x000d1100, 0xf8061106, - 0x7e061400, 0x7e062408, 0x7e069418, 0xffa5941c, 0xfe972fa0, 0x00200040, - 0xfb050000, 0x70060593, 0x0000bc00, 0x1f174410, 0x839895fd, 0xf1040000, - 0x70060593, 0x00001c00, 0x1f174410, 0x83988bfd, 0xbc007006, 0x05708249, - 0x50fb1f17, 0x43100000, 0x44100000, 0x7efd1f17, 0x00a0694c, 0x00000593, - 0x1f174410, 0xc39877fd, 0xf1040000, 0x70060593, 0x00001c00, 0x1f174410, - 0x63986dfd, 0x00000593, 0x1f174410, 0xd39867fd, 0x3b080000, 0x00000593, - 0x1f174410, 0xc3985ffd, 0xbc48f106, 0x1c004006, 0x11968904, 0x62ff1f16, - 0x1c007006, 0x37f00049, 0x43708249, 0x61a8ffa7, 0x1f1710c9, 0x61b417fb, - 0x8c6461a8, 0x1f170020, 0x61b411fb, 0xa0c961a8, 0x61a861b4, 0x61b488c9, - 0x00c961a8, 0x61a861b4, 0x1f17c0c9, 0x61b403fb, 0xe46461a8, 0x1f170020, - 0x61b4fdfa, 0xe86461a8, 0x1f170020, 0x61b4f7fa, 0xd8c961a8, 0xffa561b6, - 0xf0fa1f16, 0x0080fe97, 0x37f00049, 0x43708249, 0x61a8ffa7, 0x1f1718c9, - 0x61b4e5fa, 0x886461a8, 0x1f170020, 0x61b4dffa, 0x88c961a8, 0x61a861b4, - 0x61b4a0c9, 0x00c961a8, 0xffa561b6, 0xfe972fa0, 0x00800080, 0x80150192, - 0xffa76822, 0x0100300f, 0x11a4640d, 0x801501a8, 0x500f2112, 0x08000600, - 0x61880103, 0x06ac1698, 0x61108014, 0x0100800f, 0x3104001c, 0x86f91f1f, - 0x0700800f, 0x00153193, 0x00003705, 0x11980680, 0x0700010f, 0x16700007, - 0x76640007, 0x164c0007, 0x11f08904, 0x20f8831c, 0x76650007, 0x680c8015, - 0x2fa0ffa5, 0x0080fe97, 0x640c8015, 0x2fa0ffa5, 0x0080fe97, 0x1f16ffa5, - 0xfe9759f9, 0x300f0792, 0x600d0b00, 0xf000ba34, 0x0b0f0100, 0x000d0616, - 0x9fa76c08, 0x1a10f006, 0xca04f006, 0xcaecff06, 0xda704106, 0x8a704406, - 0xd804001c, 0xad3e0040, 0xb1a46408, 0x08ac00ac, 0x2fa09fa5, 0x00809e97, - 0x3cf91f1f, 0x0500300f, 0x55f8640d, 0xf94c5793, 0xcf064128, 0x21206780, - 0x00816620, 0xf6a766ac, 0x67844d06, 0x66542120, 0x0011a013, 0x02006289, - 0x00190600, 0x00a06d0b, 0x06000200, 0x001bd993, 0xa01b8609, 0x00a0a00f, - 0x06200000, 0x69e20904, 0x000de011, 0xe0190693, 0x16982007, 0x692cf94c, - 0x77844d06, 0x77542120, 0x27e70104, 0x02800300, 0x27370020, 0x222067a8, - 0xe2a77210, 0x72202220, 0x77781c04, 0x0114d2a7, 0xc7a7061d, 0x89040013, - 0x02931298, 0xf6250a4c, 0x6704001c, 0x00208249, 0xb6a71698, 0x001ce6a5, - 0xb0a71603, 0x48ff1f17, 0x03100000, 0x41448115, 0x81890300, 0xc08141a8, - 0x41a841b4, 0x0320c6a5, 0x41b41106, 0x81890300, 0x01a8a5a7, 0x1108000c, - 0x801461be, 0x0a4c80ce, 0x00a0d3a5, 0x81890300, 0x000c01a8, 0x91bb1110, - 0x71bfb1a5, 0x74f81f17, 0x00a0c949, 0x2cf81f1f, 0xb2246408, 0x00a0f84c, - 0xe1a511ac, 0x18ff1f17, 0x13701e04, 0x3af81f17, 0x10acc949, 0x04f81f1f, - 0xd4f81f17, 0x00a0414c, 0x06a8a1a5, 0x0100f001, 0xa6a53045, 0x51a851b4, - 0xb845e7a5, 0x51b600a0, 0xb8a46408, 0xfcfe1f17, 0x03200000, 0x1f1770ac, - 0x79ac8df8, 0xd9140014, 0xb62c6a0d, 0x01100000, 0x512c0040, 0xf006f19f, - 0xf0061a10, 0x7006ca04, 0x9fa5ca00, 0x9e972fa0, 0x00200040, 0xb62c6a0d, - 0x01100000, 0x4e0651ac, 0x40801624, 0x20d8831c, 0x040d51a8, 0x4e061820, - 0xf19f7620, 0x00a03846, 0x1100580c, 0xdea1c045, 0xccfb1f17, 0xc4300000, - 0xf1a5c6a5, 0x61140011, 0x81890300, 0x890401a8, 0x51bc11f4, 0x06210040, - 0x03c30000, 0x43920000, 0x84f91f17, 0xb480690d, 0x86ff1f1e, 0x81890300, - 0x890401a8, 0x51bc11f4, 0x74210040, 0x83610000, 0x70210040, 0x23490000, - 0x000c01a8, 0x91bb1110, 0x71bfb1a5, 0xecf71f17, 0x00a0c949, 0xa4f71f1f, - 0xb2246408, 0x00a0f84c, 0xe1a511ac, 0x90fe1f17, 0x13701e04, 0xb2f71f17, - 0x10acc949, 0x7cf71f1f, 0x4cf81f17, 0x00a0414c, 0xf00146a8, 0x618a0100, - 0x41a841b4, 0x618be6a5, 0x41a841b4, 0x41b4c081, 0xc6a541a8, 0x11060320, - 0x030041b6, 0x01a88189, 0x1108000c, 0x20dc821d, 0x80d88215, 0xd3a50a4c, - 0x68fb1f17, 0xc4300000, 0xf1a5c6a5, 0x61140011, 0x81890300, 0x890401a8, - 0x51bc11f4, 0x06210040, 0x03c30000, 0x43920000, 0x20f91f17, 0xb480690d, - 0x50ff1f1e, 0x81890300, 0x890401a8, 0x51bc11f4, 0x74210040, 0x83610000, - 0x70210040, 0x23490000, 0x98040013, 0x02931298, 0xe6fe1f1e, 0x31a70e92, - 0x0100300f, 0x11306a0d, 0x53a742a7, 0x75a764a7, 0x97a786a7, 0xb9a7a8a7, - 0xdba7caa7, 0xfda7eca7, 0x01a82fa7, 0x11e88904, 0x2048801c, 0x0100300f, - 0x1140600d, 0x408001a8, 0x300fa1bd, 0x610d0100, 0x00a01120, 0x831506a8, - 0x0b0fc0fe, 0x300f0616, 0x60080100, 0x000d1148, 0xf006660c, 0x47066109, - 0x890461ff, 0x7706669d, 0x00a061ff, 0x40fe1f1f, 0x0100300f, 0x11306d08, - 0xf60f0000, 0x2fa506ac, 0x42a531a5, 0x64a553a5, 0x86a575a5, 0xa8a597a5, - 0xcaa5b9a5, 0xeca5dba5, 0x2e97fda5, 0x0000a005, 0x47f00049, 0x3870b149, - 0xffa7a949, 0x61288249, 0x1f1700c9, 0x61b4abf8, 0xc46461a8, 0x1f170020, - 0x61b6a5f8, 0x71a89149, 0x11b78904, 0x71a871b4, 0x1f1700c9, 0x71b49bf8, - 0x890471a8, 0x71b61197, 0x2fa0ffa5, 0x0080fe97, 0x300f0192, 0x60080100, - 0xf0001134, 0x0b0f0600, 0x000d0716, 0xffa77908, 0x6110f006, 0x8a860300, - 0x09ac89b4, 0x1a004006, 0x1102000c, 0x500fa1bb, 0xc30d0d00, 0xc30dd44c, - 0x0000d340, 0x1f178620, 0xa599bdff, 0x0600300f, 0x6650680d, 0xd304cf0d, - 0x50f71f17, 0x00208249, 0x8c6451a8, 0x51b60020, 0x06800000, 0xedf3f19c, - 0x28c9618a, 0x06800000, 0x4006c5f2, 0x40801a00, 0x030021bb, 0x500fc688, - 0x100d0100, 0x0c4c1170, 0x89040728, 0x07b67796, 0x11b4ef08, 0x06b656a8, - 0x08360040, 0x0200300f, 0x22f4640d, 0x87890300, 0x11a8314c, 0xf49f08c9, - 0x1258f306, 0x986411a8, 0x1f170020, 0x11ac2bf7, 0x890461a8, 0x1f17119e, - 0x61b6ddf6, 0x12e0c106, 0x580c418c, 0x000d1100, 0xf8061190, 0x7e061200, - 0x7e064208, 0x7e069218, 0xffa5921c, 0xfe972fa0, 0x00800080, 0x0100500f, - 0x12a01208, 0xfda59849, 0x11b5e3a5, 0x426cf406, 0x5270f406, 0x6220f006, - 0x7214f006, 0x8215fa06, 0x92077d06, 0xa2ff7706, 0xd2f77c06, 0xfef71f16, - 0x00800493, 0x0100500f, 0x12a41208, 0xfda59849, 0x11b5e3a5, 0x426cf406, - 0x5270f406, 0x6220f006, 0x7214f006, 0x8215fa06, 0x92077d06, 0xa2ff7706, - 0xd2f77c06, 0xe2f71f16, 0x00800493, 0x0101500f, 0x3cf00149, 0x11042008, - 0xdfa78d49, 0xc6860300, 0x81880300, 0x0bfcff06, 0x5328f94f, 0x04a81146, - 0xc1870300, 0x05a8248c, 0x41890300, 0x06a8258c, 0x01890300, 0x07a8268c, - 0x41860300, 0x08a8278c, 0x01860300, 0x09a8288c, 0x41870300, 0x0aa8298c, - 0x01870300, 0x01a82a8c, 0x00a01046, 0x0000f1a7, 0x1f17e105, 0xe1a7b1ff, - 0x1b004006, 0x100040c9, 0xf0060600, 0x40061b00, 0x08c91b00, 0x0700800f, - 0x1bf0ff06, 0x01800000, 0x61640007, 0x5ef61f17, 0x71640007, 0x01ffdf0f, - 0x115c480d, 0x06a8b188, 0x06b6c68b, 0x2fa0dfa5, 0x0080de97, 0x0b0f0492, - 0x000d0716, 0x300f7708, 0x60080c00, 0xf000c134, 0xcfa70600, 0xf006f7a7, - 0x87b46110, 0x440607ac, 0x000c11ac, 0x801c1102, 0x00a0220a, 0xdefe1f1f, - 0x81860300, 0x01280040, 0x11f48904, 0x20cc811c, 0x81890300, 0x01a8e1a7, - 0x11f68904, 0x00a021bf, 0xd2f81f17, 0xc3bc630d, 0xcef81f17, 0xc3b8630d, - 0x0100300f, 0x114c680d, 0x890406a8, 0x06b66696, 0x0800300f, 0x884c680d, - 0xf86471a8, 0x71b40020, 0x01a8e1a5, 0x1104000c, 0x202c811c, 0x01a8e1a5, - 0x11f08904, 0x00a0a1be, 0xaef81f17, 0xc36c630d, 0x890471a8, 0x71b61190, - 0x0600300f, 0x66dc600d, 0x51a80399, 0xf30690c9, 0x200f16d0, 0x2e0d0121, - 0x61881160, 0x51a8d1a7, 0x1f1788c9, 0x51ac41ff, 0xd1a5214c, 0x01a81693, - 0xd2258464, 0x51a851ac, 0xf00688c9, 0x11a81248, 0x11ac08c9, 0x88c911a8, - 0x1248f006, 0x08c911a8, 0x11a811ac, 0xf00688c9, 0x11a81240, 0x11ac08c9, - 0x88c911a8, 0x1230f006, 0x08c911a8, 0x11a811ac, 0xf00688c9, 0x11a81248, - 0x11ac08c9, 0x88c911a8, 0x1250f006, 0x08c911a8, 0x11a811ac, 0xf00688c9, - 0x11a81270, 0x11ac08c9, 0x88c911a8, 0x1200fe06, 0xf006f19f, 0xf0061248, - 0xf0061248, 0xf006123c, 0xf0061234, 0xf0061248, 0xf0061250, 0x1f171270, - 0x11acc9f5, 0x01dedf0f, 0x1110d50d, 0xe1250944, 0x00208b49, 0x890401a8, - 0x1f17119f, 0x51b673f5, 0x62204e06, 0x618cf19f, 0x1100580c, 0x1120050d, - 0x1200f806, 0x7e06f19f, 0xf1a51208, 0x12187e06, 0x121c7e06, 0x2fa0cfa5, - 0x0080ce97, 0xdcfb1f17, 0x00a0094c, 0x0723500f, 0x773c850d, 0x890461a8, - 0x100016b8, 0x66b40101, 0x890466a8, 0xff0f6299, 0x4b0d06dc, 0x62b66604, - 0x590f7188, 0x02a80700, 0x22b88904, 0x7700800d, 0x02a802b4, 0x22998904, - 0x168802b6, 0x178b51a8, 0x1f1657b6, 0x51aa45ff, 0xf6f71f17, 0xc384630d, - 0xf2f71f17, 0xc388630d, 0xeef71f17, 0xc38c630d, 0xeaf71f17, 0xc3a0630d, - 0xe6f71f17, 0xc380630d, 0x08ff1f1e, 0x0b0f0692, 0x300f0616, 0x000d0100, - 0x60086608, 0xf0001c34, 0xafa70100, 0xf006d6a7, 0xf0061c10, 0xf0066c04, - 0x40066cf4, 0x000c1c00, 0x01151110, 0x10000107, 0x300f0600, 0x660d0100, - 0x7c4c117c, 0x0000c127, 0x800f0180, 0x00070700, 0x00006165, 0x00a0eb05, - 0x10f51f17, 0x71650007, 0xf8278549, 0xeb278449, 0x09400100, 0x05060000, - 0x13120000, 0x07708249, 0x1afe1f17, 0x06700040, 0x01e0000f, 0xeba78449, - 0xf0278349, 0x1340000d, 0x0700300f, 0x0cfe1f17, 0x04f08249, 0x01a8c1a5, - 0x80144080, 0xc1a52056, 0x01a81793, 0x16000f0c, 0x81980b00, 0x119d8904, - 0xbca73844, 0x66641c04, 0x61a806ac, 0x677c4e06, 0x22204081, 0x00196620, - 0x00a06115, 0x01a8b1a5, 0x11e88904, 0x00a041bc, 0x6efb1f1f, 0x1693c1a5, - 0x4e0601a8, 0x4081667c, 0x66202220, 0x16f07f1b, 0x91002800, 0x0300d191, - 0x06a88286, 0x06b48dc9, 0xc5c906a8, 0x11a806b6, 0x11f88904, 0x300f81be, - 0x600d0100, 0x06a811dc, 0x06b615c9, 0x85890300, 0x890441a8, 0xf1ba11f0, - 0x0100300f, 0x30f71f17, 0x136c630d, 0x0100300f, 0x114c680d, 0xbe6406a8, - 0x06b600a0, 0x41280040, 0x1104000c, 0x20a08014, 0x0100590f, 0x890411a8, - 0xf1bb11f4, 0x0100300f, 0x16f71f17, 0x1384630d, 0x0100300f, 0x10f71f17, - 0x1388630d, 0x0100300f, 0x0af71f17, 0x138c630d, 0x0100300f, 0x04f71f17, - 0x13a0630d, 0x0100300f, 0xfef61f17, 0x1380630d, 0x0400300f, 0x444c680d, - 0xf94f5398, 0x94643128, 0x1f170020, 0x31ac8bf4, 0x890441a8, 0x41b411bf, - 0x890441a8, 0x1f17119b, 0x41b639f4, 0x14e0c106, 0x580c218c, 0x000d1100, - 0xf8061190, 0xd1a51400, 0x24087e06, 0x14187e06, 0x141c7e06, 0x2fa0afa5, - 0x0080ae97, 0x0700500f, 0x7730d00d, 0x66a8414c, 0x618bfdc9, 0x76d48a00, - 0x61369348, 0x10007688, 0x57a80101, 0x77b98904, 0x57a857b4, 0x77988904, - 0x304457b6, 0x06a800a0, 0x66b98904, 0x06a806b4, 0x66988904, 0x1f1706b6, - 0x01aa83fa, 0x90ff1f1e, 0x2fa0afa5, 0x0080ae97, 0x300f0392, 0x60080100, - 0xf0001134, 0x0b0f0700, 0x000d0816, 0xdfa78b08, 0x7110f006, 0x86860300, - 0x0bac8bb4, 0x890451a8, 0x91b811ff, 0x0100300f, 0x13c0630d, 0x42fa1f17, - 0x0020024d, 0x8c890300, 0x1c004006, 0x1102000c, 0x20b48014, 0x0100300f, - 0x1c004006, 0x1100800c, 0x000021b9, 0x500f83a2, 0xc00d0101, 0x82491114, - 0xb2640628, 0x06b500a0, 0x300d06a8, 0x1f176600, 0x06b60df5, 0x00208249, - 0x08f51f17, 0x03450100, 0x0100300f, 0x9ef61f17, 0x13b0630d, 0x0800500f, - 0x81c41008, 0x0600040f, 0x0200e00f, 0x2230540d, 0x062c0944, 0xfa4f2398, - 0x00c91128, 0x1258f306, 0x886411a8, 0x1f170020, 0x11ace1f3, 0x1c004006, - 0x119d8904, 0x92f31f17, 0x1cf0ff06, 0x12e0c106, 0x580c418c, 0x000d1100, - 0xf8061158, 0x7e061200, 0x7e064208, 0x7e06b218, 0xdfa5b21c, 0xde972fa0, - 0x00200040, 0x12946308, 0x21ff0000, 0x0600300f, 0x12bcf406, 0x6324630d, - 0xa2f91f17, 0x0a70024d, 0x0100300f, 0x13a4630d, 0x9af91f17, 0x0970024d, - 0x1128824c, 0x034d30c9, 0x190ff4a7, 0x000f0813, 0x11ac0d80, 0x720de7a7, - 0x0a0d8398, 0x0000d600, 0x000f1508, 0xc00f0460, 0x1f170700, 0x08f0a5fc, - 0x7cff1f1e, 0x03000192, 0xffa78189, 0x890401a8, 0x51bb11f2, 0x0700300f, - 0x00208249, 0x8ef41f17, 0xe3040000, 0xc2f31f17, 0x73c0630d, 0x0100300f, - 0x114c680d, 0x890406a8, 0x06b66691, 0x0100300f, 0x114c680d, 0x5dc906a8, - 0x61e0f106, 0xddc906a8, 0xffa506ac, 0xfe972fa0, 0x00800080, 0x300f0192, - 0x60080100, 0xf0001134, 0x0b0f0600, 0x000d0716, 0xffa77508, 0x6110f006, - 0x05ac85b4, 0x11f44006, 0x1140000c, 0xffa561b8, 0xfe972fa0, 0x00200040, - 0x0100300f, 0x11f4640d, 0x88860300, 0x8dc906a8, 0x71a806b6, 0xd1ba4080, - 0x0100500f, 0x1798f698, 0x12701008, 0x87ac06af, 0x890411a8, 0x11ac11b6, - 0x06800000, 0xedf3f19c, 0x20c9618a, 0x06800000, 0x0200300f, 0x224c680d, - 0x11a8c5f2, 0x11eb8904, 0x00a041be, 0x90ff1f1f, 0x000c71a8, 0x71bb1102, - 0x0700500f, 0x7304cf0d, 0x08f31f17, 0x00200a4c, 0x0600300f, 0x6650680d, - 0x744cc30d, 0x04f31f17, 0x7340c30d, 0x886451a8, 0x51b60020, 0x11a8394c, - 0x00209c64, 0x87890300, 0x00f31f17, 0x112cfa4f, 0x890461a8, 0x1f1711be, - 0x61b6b1f2, 0x12e0c106, 0x580c418c, 0x000d1100, 0xf8061158, 0x7e061200, - 0x7e064208, 0x7e065218, 0xffa5521c, 0xfe972fa0, 0x00800080, 0x03000192, - 0xffa78189, 0x890401a8, 0x51bb11f1, 0x0700300f, 0x00208249, 0xdef31f17, - 0xe3040000, 0x38f51f17, 0x7374630d, 0x0100300f, 0x114c680d, 0x890406a8, - 0x06b66693, 0x0100300f, 0x114c680d, 0x65c906a8, 0x61e0f106, 0xe5c906a8, - 0xffa506ac, 0xfe972fa0, 0x00800080, 0x03000192, 0xffa78189, 0x890401a8, - 0x31bb11f6, 0x0200300f, 0x12f51f17, 0x23b8630d, 0x0ef51f17, 0x23bc630d, - 0x0100300f, 0x114c680d, 0x890406a8, 0x06b66695, 0x0100300f, 0x114c680d, - 0x75c906a8, 0x61e0f106, 0xf5c906a8, 0xffa506ac, 0xfe972fa0, 0x00800080, - 0x300f0592, 0x60080b00, 0xf000b134, 0x0b0f0600, 0x000d0716, 0xbfa77c08, - 0x6110f006, 0x0cac8cb4, 0x11f44006, 0x1104000c, 0xbfa561b8, 0xbe972fa0, - 0x00200040, 0x0100300f, 0x11f4640d, 0x85c906a8, 0x030006b6, 0xd1a78189, - 0x800c01a8, 0xd1b81100, 0xf6fffc01, 0x0701500f, 0x7714c00d, 0x618a61a8, - 0x61a861b5, 0x66b6168a, 0x0100500f, 0x12c01008, 0xbaf41f17, 0xb3b0630d, - 0x0500040f, 0x15acd1a5, 0x01280040, 0x1102000c, 0x2078801c, 0x81860300, - 0x890401a8, 0xd1bc11ff, 0x4af21f17, 0xb3c0630d, 0x0100300f, 0x110c660d, - 0x890406a8, 0x06b6669f, 0x0200300f, 0x224c680d, 0xfa4f3398, 0x8c641128, - 0x1f170020, 0x11ac2bf2, 0x1693d1a5, 0x890401a8, 0x1f1711bd, 0x51b6dbf1, - 0x12e0c106, 0x580c418c, 0x000d1100, 0xf8061106, 0x7e061200, 0x7e064208, - 0x7e06c218, 0xbfa5c21c, 0xbe972fa0, 0x00200040, 0x0200300f, 0x224c680d, - 0x890411a8, 0x31be11ec, 0x22ff1f1f, 0x890411a8, 0x31be11ee, 0x48ff1f1f, - 0x08100000, 0x0113190f, 0x8ff3864c, 0x22b58904, 0x1398320d, 0xb1306d08, - 0xf50f0000, 0x8f728549, 0x5120fb06, 0xc1a7004d, 0xfda78449, 0xe1278449, - 0x0700800f, 0x0680000f, 0x0420000f, 0xd0fa1f17, 0x00a00a4c, 0xf0a7004d, - 0x0700400f, 0xe1270040, 0x05080000, 0x06a00000, 0x0440000f, 0xc0fa1f17, - 0x03000400, 0xe4f11f17, 0xb3a4630d, 0x01ff000f, 0x16f20f0d, 0xdcf11f17, - 0xb324630d, 0x7b06c1a5, 0x01a86144, 0xc6259464, 0x72ff1f16, 0x008051ac, - 0x0100400f, 0x05700449, 0x1c01000d, 0x81890300, 0x8fa7714c, 0xf1270040, - 0x0100300f, 0x19b06008, 0xe0f41f17, 0x44100000, 0x099cf706, 0x19304e06, - 0xe9278040, 0x11771e04, 0x0b00f00f, 0x1f0f1b8b, 0x990d0dff, 0xf006ddd0, - 0xf006b904, 0xf1a5c904, 0xc6880300, 0xe00f01a8, 0x530d0a00, 0xfd06aa10, - 0xd9a719e0, 0x0904f006, 0x0904f006, 0x0904f006, 0x70069d88, 0x40060900, - 0x00811d00, 0xd7001708, 0x512c3d44, 0x17104b06, 0xc6860300, 0x4b0651ac, - 0x03001740, 0x51ac8688, 0x030061a8, 0x51acc687, 0x17704406, 0x46890300, - 0x440651ac, 0x03001790, 0x51ac0689, 0x17a44406, 0x46860300, 0x4b0651ac, - 0x030017c0, 0x51ac0686, 0x17b84606, 0x46870300, 0x4b0651ac, 0x030017b0, - 0xf84f0687, 0xfe0651ac, 0xf1a51a30, 0x01a8caa7, 0x11f38904, 0x500fa1bc, - 0x1b0d0100, 0x06a811c8, 0x6605000d, 0x06360040, 0x01a8f1a5, 0x1100010c, - 0x000081ba, 0x01000180, 0x00070600, 0x00a06165, 0x01a8f1a5, 0x1100020c, - 0x510fa1b9, 0x0b000600, 0x3044c103, 0x000000a0, 0x000fe710, 0xcd0d0626, - 0xf1066600, 0xf1067100, 0xf1067100, 0x0b447100, 0xf106072c, 0xf1067600, - 0x57ac7600, 0x0100300f, 0x162c6a08, 0x01d20500, 0x020fb6a7, 0xf2060716, - 0x7f0d16d4, 0xf1a577d8, 0x01a857ac, 0x11f78904, 0x000f61ba, 0x57a80116, - 0x51ac718b, 0x0100300f, 0x11306a0d, 0x0694010f, 0xa1270040, 0x01100000, - 0x03400000, 0x20f71f17, 0x61650007, 0x01100000, 0x890480f3, 0x011511f2, - 0xd1a5010b, 0x011501a8, 0xc1a50107, 0x890401a8, 0x011511e8, 0x00000101, - 0x80f30110, 0x11f38904, 0x20988115, 0xa1250040, 0x01100000, 0x80730040, - 0x11f48904, 0x20548115, 0x01800000, 0x01100000, 0x890480f3, 0x801511f5, - 0xa1a520c2, 0x01100000, 0x890480f3, 0xd1bb11f6, 0xa1250040, 0x01800000, - 0x06800400, 0x00008005, 0x61640007, 0x01a8f1a5, 0x11fc8904, 0x0000c1ba, - 0x784e0180, 0x618ae8f3, 0x000020c9, 0x1f170680, 0xc5f25bf5, 0xb4ff1f1e, - 0x91a701a8, 0x1120000c, 0x20688015, 0x040c91a5, 0x80151100, 0x91a52056, - 0x1180000c, 0x20448015, 0x000c91a5, 0x51bc1108, 0x00200040, 0xf2fd1f1f, - 0x01100000, 0x08100000, 0x890480f3, 0x300f11b6, 0x97a50600, 0x6d0887f2, - 0x00006630, 0x000cf10f, 0x51ac7702, 0xe078831c, 0xf4f31f1f, 0xb8ff1f1e, - 0xfefc1f1f, 0xe6210040, 0xc0f01f1f, 0xe2210040, 0xfafa1f1f, 0xde210040, - 0x080c01a8, 0x96bc1600, 0x0600300f, 0x6660660d, 0x6d8056a8, 0xc064801d, - 0x1600100c, 0x300fa6bc, 0x660d0600, 0x56a86660, 0x6602000c, 0xc244801c, - 0x1100400c, 0x300fc1bc, 0x610d0100, 0x01a8116c, 0x1100080c, 0x00a041be, - 0x7efd1f1f, 0x01100000, 0x07100000, 0x890480f3, 0x300f11b5, 0x86f20600, - 0x66306d08, 0xf10f0000, 0x6eff1f16, 0x512c0040, 0x3efd1f1f, 0xec210040, - 0x8afc1f1f, 0xe8210040, 0x8904c0f3, 0x31bc11f0, 0x8ef61f1f, 0x01100000, - 0x07100000, 0x890480f3, 0x300f11b4, 0x86f20600, 0x66306d08, 0xf10f0000, - 0x46ff1f16, 0x512c0040, 0x020c01a8, 0x80151600, 0x000cc04e, 0xf6bb1610, - 0x1640000c, 0x000c86bf, 0x31bc1104, 0xb2fb1f1f, 0x01100000, 0x07100000, - 0x890480f3, 0x300f11b3, 0x86f20600, 0x66306d08, 0xf10f0000, 0x1aff1f16, - 0x512c0040, 0x56f81f1f, 0xec210040, 0x5cf91f1f, 0xe8210040, 0x20f01f1f, - 0xe4210040, 0x01a8f1a5, 0x11fd8904, 0x00a041be, 0x8cfb1f1f, 0x01a8f1a5, - 0x11f28904, 0x300fe1ba, 0x00a00100, 0x96f21f17, 0x13c0630d, 0x01a8e1a5, - 0x16928904, 0x06ace1a5, 0x01a8f1a5, 0x11f18904, 0x300fe1ba, 0x00a00100, - 0x54f21f17, 0x1374630d, 0x01a8e1a5, 0x16948904, 0x06ace1a5, 0x01a8f1a5, - 0x11fe8904, 0x00a041be, 0x18f81f1f, 0x01a8f1a5, 0x11fb8904, 0x00a041be, - 0xe2ef1f1f, 0x01a8f1a5, 0x11ff8904, 0x00a041be, 0x12f91f1f, 0x01a8c1a5, - 0x11ff8904, 0x4c0f61b8, 0x0b4c0156, 0x06ac0020, 0x01564c0f, 0x0600a000, - 0x0700800f, 0x080a800f, 0x87af06af, 0x082f0040, 0xb2f51f17, 0x03800000, - 0x0794010f, 0x01100000, 0x86000400, 0x71640007, 0x07100000, 0xf206b1a5, - 0xf00671d4, 0x00006130, 0xadf30610, 0x66b38904, 0x0000aef2, 0x06acf60f, - 0x06100000, 0x8904adf3, 0xaef266b6, 0xf60f0000, 0x000006ac, 0xadf30610, - 0x66b58904, 0x0000aef2, 0x06acf60f, 0x01a8f1a5, 0x11f38904, 0x500fc1bc, - 0x1b0d0100, 0x06a811cc, 0x86b715c9, 0x866406a8, 0x06b600a0, 0x0100300f, - 0x1140610d, 0x61fcc406, 0x4a0686b4, 0xf30661e0, 0xfa0661ec, 0x7c060100, - 0x06a80184, 0x06ac0dc9, 0x01a8f1a5, 0x1100020c, 0x20c8801c, 0x0100510f, - 0x113cb00d, 0x040c01a8, 0x71ba1181, 0x0600510f, 0xc1030b00, 0x00ac6188, - 0x0100510f, 0x113cb10d, 0x040c01a8, 0x71ba1181, 0x0600510f, 0xc1130b00, - 0x00ac6188, 0x0100510f, 0x113cb20d, 0x040c01a8, 0x71ba1181, 0x0600510f, - 0xc1230b00, 0x00ac6188, 0x0100510f, 0x113cb30d, 0x040c01a8, 0x71ba1181, - 0x0600510f, 0xc1330b00, 0x00ac6188, 0x0127510f, 0x113c800d, 0x040c01a8, - 0x71ba1181, 0x0627510f, 0xc1030800, 0x00ac6188, 0x0127510f, 0x113c810d, - 0x040c01a8, 0x71ba1181, 0x0627510f, 0xc1130800, 0x00ac6188, 0x0127510f, - 0x113c820d, 0x040c01a8, 0x71ba1181, 0x0627510f, 0xc1230800, 0x00ac6188, - 0x00000593, 0x1f174410, 0xf398f9f1, 0x1f168fa5, 0x8e97ebf0, 0x801d43bc, - 0x00a06112, 0x01800000, 0x0600020f, 0x68720040, 0x81890300, 0x040c01a8, - 0x31be1100, 0x3f200040, 0x6608801d, 0x3f200040, 0x6708801d, 0x3f200040, - 0x00002fa0, 0x80f20180, 0x0100300f, 0x11746408, 0xf6af0000, 0x07cccc0f, - 0x77cccc0d, 0xf0062fa0, 0x07ac6128, 0x09800000, 0x00a00049, 0x0700300f, - 0x77a0640d, 0x19400007, 0x8904ffa7, 0x61a81afe, 0xc6ff1f17, 0x13082120, - 0x0800040f, 0x0200100f, 0x0400080f, 0x200fcab8, 0x00070500, 0x00078962, - 0x00072962, 0x0ba14961, 0x59610007, 0x89610007, 0x29610007, 0x49620007, - 0x59620007, 0x1c0d61a8, 0x05001100, 0x61b606bc, 0x619d8904, 0xff017188, - 0x07a8b67f, 0xff0f768a, 0x86b407ef, 0x76fff70d, 0x768a07a8, 0xffa506b6, - 0xfe972fa0, 0x00800080, 0xcfa70492, 0x78ef1f1f, 0xb6ff1f1f, 0xa6ff1f1f, - 0x81890300, 0x0300f1a7, 0xe1a78186, 0x01800000, 0x06200000, 0x61640007, - 0x01100000, 0x0694010f, 0x61650007, 0x01160b0f, 0x0600300f, 0x110c000d, - 0x66446008, 0x400651ac, 0x831576dc, 0x010fe0fa, 0x300f0794, 0x60080600, - 0x51ac6648, 0x01100000, 0x71640007, 0x16b84506, 0x61acf7a5, 0x16c04506, - 0x51b4e6a5, 0x66a8d6a7, 0x0100f80f, 0x1f17618b, 0x61acbded, 0x01a8f1a5, - 0x1100040c, 0x00a041be, 0x48fc1f1f, 0x01a8f1a5, 0x1100040c, 0xf1a581b8, - 0x000c01a8, 0x31be1120, 0x66ee1f1f, 0x01a8d1a5, 0x1140000c, 0x20688314, - 0x0600800f, 0x07800000, 0xcfa58049, 0x67670007, 0x3f20e74b, 0x01000100, - 0x01000201, 0x02010201, 0x01000402, 0x02010402, 0x04020402, 0x01000803, - 0x02010803, 0x04020803, 0x01001004, 0x02011004, 0x04021004, 0x08031004, - 0x01002005, 0x02012005, 0x04022005, 0x08032005, 0x01004006, 0x02014006, - 0x04024006, 0x08034006 + 0x770670c9, 0xffa51374, 0xfe972fa0, 0x00800080, 0x300f0192, 0x600d0c00, + 0xf000c934, 0x0b0f0100, 0x000d0616, 0xffa76a08, 0x1910f006, 0xa904f006, + 0xa9ecff06, 0x19084106, 0x51b84080, 0x2fa0ffa5, 0x0080fe97, 0x8b860300, + 0x1b004006, 0x1180000c, 0x000061ba, 0x034d0180, 0x68f20020, 0x0100300f, + 0x11246a0d, 0x801401a8, 0x03002042, 0x40068d89, 0x000c1b00, 0x51ba1180, + 0x01800000, 0xa8f2069a, 0x0100300f, 0x1150680d, 0x06100000, 0x3ec907a8, + 0x88000400, 0x71dcf106, 0x61d4f206, 0xffa508ac, 0xfe972fa0, 0x00200040, + 0x1d004006, 0x1140000c, 0x20bc8114, 0xc7a86408, 0x1d004006, 0x1100200c, + 0x1f1741be, 0x139849fc, 0x1d004006, 0x1100200c, 0x4006a1be, 0x080c1b00, + 0x51be1100, 0x64ff1f17, 0x00a08149, 0x1d004006, 0x1100200c, 0x4006a1bc, + 0x400c1d00, 0x80151100, 0x670820fa, 0x00a0cc08, 0x1d004006, 0x1100200c, + 0x400641bd, 0x040c1b00, 0xf1ba1100, 0x00000593, 0x1f174410, 0x53982bff, + 0x0100300f, 0x1150680d, 0x890406a8, 0x06b66691, 0x0200300f, 0x224c680d, + 0x11a81398, 0x00208464, 0x04100000, 0xdafb1f17, 0x12e0f106, 0x1d004006, + 0x11bc8904, 0xf50f0000, 0x88fb1f17, 0x1d007006, 0x3204f306, 0x890483f3, + 0x83f211b6, 0x400615ac, 0x200c1d00, 0x80151100, 0x00002062, 0x20000880, + 0x02000100, 0x00070200, 0x04931864, 0xbefc1f17, 0x00a0a14c, 0x0700300f, + 0x7720610d, 0x28640007, 0x61287b4e, 0x87870300, 0x0210000f, 0x61ac0b4c, + 0x618ac7f3, 0xc7f220c9, 0x01040000, 0x040077f2, 0x4ff20780, 0x18650007, + 0x78650007, 0x0b45c7f3, 0x000d0020, 0xc7f26130, 0xf006f19f, 0xf0061910, + 0x7006a904, 0xffa5a900, 0xfe972fa0, 0x00200040, 0xf1050000, 0x44100000, + 0x1c007006, 0xbafe1f17, 0x05f0514c, 0x00000593, 0x1f174410, 0xb398b3fe, + 0x00000593, 0x1f174410, 0x9398adfe, 0xf1040000, 0x70060593, 0x00001c00, + 0x1f174410, 0xa398a3fe, 0x00000593, 0x1f174410, 0xb3989dfe, 0x00000593, + 0x1f174410, 0x739897fe, 0x00000593, 0x1f174410, 0x939891fe, 0x31080000, + 0x1c48f106, 0x1c004006, 0x11958904, 0x4eff1f16, 0x1c007006, 0x04f0084c, + 0x08800000, 0x0020414c, 0x17a8f306, 0x46fc1f17, 0xe3040000, 0x61a84ff2, + 0x1f1678c9, 0x61ac17ff, 0x300f0192, 0x60080d00, 0xf000d134, 0x0b0f0600, + 0x000d0716, 0xffa77908, 0x6110f006, 0x8a890300, 0x09ac89b4, 0x1a004006, + 0x1100200c, 0x20848015, 0x41880300, 0x1f170493, 0x03a821fc, 0x0100300f, + 0x113c610d, 0x890406a8, 0x831466f3, 0x0000c0fa, 0x00000780, 0x000f0604, + 0x00070110, 0x86f26764, 0x0cfc1f17, 0x43100000, 0x02000200, 0x00071198, + 0x784e2765, 0xeef386f2, 0x20c9618a, 0x0600300f, 0x6620610d, 0xc506c6f2, + 0x03001618, 0x0300028a, 0x11ac8887, 0x78a811a8, 0x03008189, 0x20000888, + 0x71ac0200, 0x71a853a8, 0x51ac3188, 0x27650007, 0x1a004006, 0x1100200c, + 0x8c860300, 0x400641bd, 0x040c1c00, 0xf1ba1100, 0x00000593, 0x1f174410, + 0x439809fe, 0x0100300f, 0x1150680d, 0x890406a8, 0x06b66692, 0x1a004006, + 0x1100200c, 0x4006a1bc, 0x400c1a00, 0x80151100, 0x670820de, 0x00a0db08, + 0x00208249, 0xbafb1f17, 0x43100000, 0x1a004006, 0x1100200c, 0x4006a1be, + 0x080c1c00, 0x51be1100, 0xfafd1f17, 0x00a0094c, 0x1a004006, 0x1100200c, + 0x1f1741be, 0x0393c9fa, 0x1a004006, 0x1140000c, 0x206c8014, 0x01800000, + 0x1c004006, 0x1180000c, 0x000061ba, 0x034d0180, 0xa8f20020, 0x0200300f, + 0x224c680d, 0xfa4f0393, 0x80641128, 0x1f170020, 0x11ac7dfa, 0x1a004006, + 0x119c8904, 0x2efa1f17, 0x1af0ff06, 0x12e0c106, 0x580c418c, 0x000d1100, + 0xf8061106, 0x7e061200, 0x7e064208, 0x7e069218, 0xffa5921c, 0xfe972fa0, + 0x00200040, 0x0470434c, 0xd7a86408, 0xa8720040, 0x07a8f306, 0x5efb1f17, + 0xe3040000, 0x61280040, 0x11908904, 0xbeff1f16, 0x612c0040, 0xf1050000, + 0x70060593, 0x00001b00, 0x1f174410, 0x83987ffd, 0xf1040000, 0x70060593, + 0x00001b00, 0x1f174410, 0x839875fd, 0xf1050000, 0x05708249, 0x1b007006, + 0x38fb1f17, 0x43100000, 0x44100000, 0x66fd1f17, 0x00a0694c, 0x00000593, + 0x1f174410, 0xc3985ffd, 0xf1040000, 0x70060593, 0x00001b00, 0x1f174410, + 0x639855fd, 0x00000593, 0x1f174410, 0xd3984ffd, 0x00000593, 0x1f174410, + 0xc39849fd, 0x31080000, 0x1b48f106, 0x1b004006, 0x11968904, 0x54ff1f16, + 0x1b007006, 0x37f00049, 0x43708249, 0x61a8ffa7, 0x1f1710c9, 0x61b4fffa, + 0x8c6461a8, 0x1f170020, 0x61b4f9fa, 0xa0c961a8, 0x61a861b4, 0x61b488c9, + 0x00c961a8, 0x61a861b4, 0x61b6c0c9, 0x1f16ffa5, 0xfe97e9fa, 0x37f00049, + 0x43708249, 0x61a8ffa7, 0x1f1718c9, 0x61b4dffa, 0x886461a8, 0x1f170020, + 0x61b4d9fa, 0x88c961a8, 0x61a861b4, 0x61b4a0c9, 0x00c961a8, 0xffa561b6, + 0xfe972fa0, 0x00800080, 0x80150192, 0xffa76822, 0x0100300f, 0x11a4640d, + 0x801501a8, 0x500f2112, 0x08000600, 0x61880103, 0x06ac1698, 0x61108014, + 0x0100800f, 0x3104001c, 0x80f91f1f, 0x0700800f, 0x00153193, 0x00003705, + 0x11980680, 0x0700010f, 0x16700007, 0x76640007, 0x164c0007, 0x11f08904, + 0x20f8831c, 0x76650007, 0x680c8015, 0x2fa0ffa5, 0x0080fe97, 0x640c8015, + 0x2fa0ffa5, 0x0080fe97, 0x1f16ffa5, 0xfe9753f9, 0x300f0792, 0x600d0b00, + 0xf000ba34, 0x0b0f0100, 0x000d0616, 0x9fa76c08, 0x1a10f006, 0xca04f006, + 0xcaecff06, 0xda704106, 0x8a704406, 0xd804001c, 0xad3e0040, 0xb1a46408, + 0x08ac00ac, 0x2fa09fa5, 0x00809e97, 0x36f91f1f, 0x0500300f, 0x55f8640d, + 0xf94c5793, 0xcf064128, 0x21206780, 0x00816620, 0xf6a766ac, 0x67844d06, + 0x66542120, 0x0011a013, 0x02006289, 0x00190600, 0x00a06d0b, 0x06000200, + 0x001bd993, 0xa01b8609, 0x00a0a00f, 0x06200000, 0x69e20904, 0x000de011, + 0xe0190693, 0x16982007, 0x692cf94c, 0x77844d06, 0x77542120, 0x27e70104, + 0x02800300, 0x27370020, 0x222067a8, 0xe2a77210, 0x72202220, 0x77781c04, + 0x0114d2a7, 0xc7a7061d, 0x89040013, 0x02931298, 0xf6250a4c, 0x6704001c, + 0x00208249, 0xb6a71698, 0x001ce6a5, 0xb0a71603, 0x48ff1f17, 0x03100000, + 0x41448115, 0x81890300, 0xc08141a8, 0x41a841b4, 0x0320c6a5, 0x41b41106, + 0x81890300, 0x01a8a5a7, 0x1108000c, 0x801461be, 0x0a4c80ce, 0x00a0d3a5, + 0x81890300, 0x000c01a8, 0x91bb1110, 0x71bfb1a5, 0x6ef81f17, 0x00a0c949, + 0x26f81f1f, 0xb2246408, 0x00a0f84c, 0xe1a511ac, 0x18ff1f17, 0x13701e04, + 0x34f81f17, 0x10acc949, 0xfef71f1f, 0xcef81f17, 0x00a0414c, 0x06a8a1a5, + 0x0100f001, 0xa6a53045, 0x51a851b4, 0xb845e7a5, 0x51b600a0, 0xb8a46408, + 0xfcfe1f17, 0x03200000, 0x1f1770ac, 0x79ac87f8, 0xd9140014, 0xb62c6a0d, + 0x01100000, 0x512c0040, 0xf006f19f, 0xf0061a10, 0x7006ca04, 0x9fa5ca00, + 0x9e972fa0, 0x00200040, 0xb62c6a0d, 0x01100000, 0x4e0651ac, 0x40801624, + 0x21d8831d, 0x040d51a8, 0x4e061820, 0xf19f7620, 0x00a03846, 0x1100580c, + 0xdea1c045, 0xc6fb1f17, 0xc4300000, 0xf1a5c6a5, 0x61140011, 0x81890300, + 0x890401a8, 0x51bc11f4, 0x06210040, 0x03c30000, 0x43920000, 0x7ef91f17, + 0xb480690d, 0x86ff1f1e, 0x81890300, 0x890401a8, 0x51bc11f4, 0x74210040, + 0x83610000, 0x70210040, 0x23490000, 0x000c01a8, 0x91bb1110, 0x71bfb1a5, + 0xe6f71f17, 0x00a0c949, 0x9ef71f1f, 0xb2246408, 0x00a0f84c, 0xe1a511ac, + 0x90fe1f17, 0x13701e04, 0xacf71f17, 0x10acc949, 0x76f71f1f, 0x46f81f17, + 0x00a0414c, 0xf00146a8, 0x618a0100, 0x41a841b4, 0x618be6a5, 0x41a841b4, + 0x41b4c081, 0xc6a541a8, 0x11060320, 0x030041b6, 0x01a88189, 0x1108000c, + 0x20dc821d, 0x80d88215, 0xd3a50a4c, 0x62fb1f17, 0xc4300000, 0xf1a5c6a5, + 0x61140011, 0x81890300, 0x890401a8, 0x51bc11f4, 0x06210040, 0x03c30000, + 0x43920000, 0x1af91f17, 0xb480690d, 0x50ff1f1e, 0x81890300, 0x890401a8, + 0x51bc11f4, 0x74210040, 0x83610000, 0x70210040, 0x23490000, 0x98040013, + 0x02931298, 0xe6fe1f1e, 0x31a70e92, 0x0100300f, 0x11306a0d, 0x53a742a7, + 0x75a764a7, 0x97a786a7, 0xb9a7a8a7, 0xdba7caa7, 0xfda7eca7, 0x01a82fa7, + 0x11e88904, 0x2048801c, 0x0100300f, 0x1140600d, 0x408001a8, 0x300fa1bd, + 0x610d0100, 0x00a01120, 0x831506a8, 0x0b0fc0fe, 0x300f0616, 0x60080100, + 0x000d1148, 0xf006660c, 0x47066109, 0x890461ff, 0x7706669d, 0x00a061ff, + 0x40fe1f1f, 0x0100300f, 0x11306d08, 0xf60f0000, 0x2fa506ac, 0x42a531a5, + 0x64a553a5, 0x86a575a5, 0xa8a597a5, 0xcaa5b9a5, 0xeca5dba5, 0x2e97fda5, + 0x0000a005, 0x47f00049, 0x3870b149, 0xffa7a949, 0x61288249, 0x1f1700c9, + 0x61b4a5f8, 0xc46461a8, 0x1f170020, 0x61b69ff8, 0x71a89149, 0x11b78904, + 0x71a871b4, 0x1f1700c9, 0x71b495f8, 0x890471a8, 0x71b61197, 0x2fa0ffa5, + 0x0080fe97, 0x300f0192, 0x60080100, 0xf0001134, 0x0b0f0600, 0x000d0716, + 0xffa77908, 0x6110f006, 0x8a860300, 0x09ac89b4, 0x1a004006, 0x1102000c, + 0x500fa1bb, 0xc30d0d00, 0xc30dd44c, 0x0000d340, 0x1f178620, 0xa599bdff, + 0x0600300f, 0x6650680d, 0xd304cf0d, 0x4af71f17, 0x00208249, 0x8c6451a8, + 0x51b60020, 0x06800000, 0xedf3f19c, 0x28c9618a, 0x06800000, 0x4006c5f2, + 0x40801a00, 0x030021bb, 0x500fc688, 0x100d0100, 0x0c4c1170, 0x89040728, + 0x07b67796, 0x11b4ef08, 0x06b656a8, 0x08360040, 0x0200300f, 0x22f4640d, + 0x87890300, 0x11a8314c, 0xf49f08c9, 0x1258f306, 0x986411a8, 0x1f170020, + 0x11ac25f7, 0x890461a8, 0x1f17119e, 0x61b6d7f6, 0x12e0c106, 0x580c418c, + 0x000d1100, 0xf8061190, 0x7e061200, 0x7e064208, 0x7e069218, 0xffa5921c, + 0xfe972fa0, 0x00800080, 0x0100500f, 0x12a01208, 0xfda59849, 0x11b5e3a5, + 0x426cf406, 0x5270f406, 0x6220f006, 0x7214f006, 0x8215fa06, 0x92077d06, + 0xa2ff7706, 0xd2f77c06, 0xf8f71f16, 0x00800493, 0x0100500f, 0x12a41208, + 0xfda59849, 0x11b5e3a5, 0x426cf406, 0x5270f406, 0x6220f006, 0x7214f006, + 0x8215fa06, 0x92077d06, 0xa2ff7706, 0xd2f77c06, 0xdcf71f16, 0x00800493, + 0x0101500f, 0x3cf00149, 0x11042008, 0xdfa78d49, 0xc6860300, 0x81880300, + 0x0bfcff06, 0x5328f94f, 0x04a81146, 0xc1870300, 0x05a8248c, 0x41890300, + 0x06a8258c, 0x01890300, 0x07a8268c, 0x41860300, 0x08a8278c, 0x01860300, + 0x09a8288c, 0x41870300, 0x0aa8298c, 0x01870300, 0x01a82a8c, 0x00a01046, + 0x0000f1a7, 0x1f17e105, 0xe1a7b1ff, 0x1b004006, 0x100040c9, 0xf0060600, + 0x40061b00, 0x08c91b00, 0x0700800f, 0x1bf0ff06, 0x01800000, 0x61640007, + 0x58f61f17, 0x71640007, 0x01ffdf0f, 0x115c480d, 0x06a8b188, 0x06b6c68b, + 0x2fa0dfa5, 0x0080de97, 0x0b0f0492, 0x000d0716, 0x300f7708, 0x60080c00, + 0xf000c134, 0xcfa70600, 0xf006f7a7, 0x87b46110, 0x440607ac, 0x000c11ac, + 0x801c1102, 0x00a0220a, 0xdefe1f1f, 0x81860300, 0x01280040, 0x11f48904, + 0x20cc811c, 0x81890300, 0x01a8e1a7, 0x11f68904, 0x00a021bf, 0xccf81f17, + 0xc3bc630d, 0xc8f81f17, 0xc3b8630d, 0x0100300f, 0x114c680d, 0x890406a8, + 0x06b66696, 0x0800300f, 0x884c680d, 0xf86471a8, 0x71b40020, 0x01a8e1a5, + 0x1104000c, 0x202c811c, 0x01a8e1a5, 0x11f08904, 0x00a0a1be, 0xa8f81f17, + 0xc36c630d, 0x890471a8, 0x71b61190, 0x0600300f, 0x66dc600d, 0x51a80399, + 0xf30690c9, 0x200f16d0, 0x2e0d0121, 0x61881160, 0x51a8d1a7, 0x1f1788c9, + 0x51ac41ff, 0xd1a5214c, 0x01a81693, 0xd2258464, 0x51a851ac, 0xf00688c9, + 0x11a81248, 0x11ac08c9, 0x88c911a8, 0x1248f006, 0x08c911a8, 0x11a811ac, + 0xf00688c9, 0x11a81240, 0x11ac08c9, 0x88c911a8, 0x1230f006, 0x08c911a8, + 0x11a811ac, 0xf00688c9, 0x11a81248, 0x11ac08c9, 0x88c911a8, 0x1250f006, + 0x08c911a8, 0x11a811ac, 0xf00688c9, 0x11a81270, 0x11ac08c9, 0x88c911a8, + 0x1200fe06, 0xf006f19f, 0xf0061248, 0xf0061248, 0xf006123c, 0xf0061234, + 0xf0061248, 0xf0061250, 0x1f171270, 0x11acc3f5, 0x01dedf0f, 0x1110d50d, + 0xe1250944, 0x00208b49, 0x890401a8, 0x1f17119f, 0x51b66df5, 0x62204e06, + 0x618cf19f, 0x1100580c, 0x1120050d, 0x1200f806, 0x7e06f19f, 0xf1a51208, + 0x12187e06, 0x121c7e06, 0x2fa0cfa5, 0x0080ce97, 0xdcfb1f17, 0x00a0094c, + 0x0723500f, 0x773c850d, 0x890461a8, 0x100016b8, 0x66b40101, 0x890466a8, + 0xff0f6299, 0x4b0d06dc, 0x62b66604, 0x590f7188, 0x02a80700, 0x22b88904, + 0x7700800d, 0x02a802b4, 0x22998904, 0x168802b6, 0x178b51a8, 0x1f1657b6, + 0x51aa45ff, 0xf0f71f17, 0xc384630d, 0xecf71f17, 0xc388630d, 0xe8f71f17, + 0xc38c630d, 0xe4f71f17, 0xc3a0630d, 0xe0f71f17, 0xc380630d, 0x08ff1f1e, + 0x0b0f0692, 0x300f0616, 0x000d0100, 0x60086608, 0xf0001c34, 0xafa70100, + 0xf006d6a7, 0xf0061c10, 0xf0066c04, 0x40066cf4, 0x000c1c00, 0x01151110, + 0x10000107, 0x300f0600, 0x660d0100, 0x7c4c117c, 0x0000c127, 0x800f0180, + 0x00070700, 0x00006165, 0x00a0eb05, 0x0af51f17, 0x71650007, 0xf8278549, + 0xeb278449, 0x09400100, 0x05060000, 0x13120000, 0x07708249, 0x1afe1f17, + 0x06700040, 0x01e0000f, 0xeba78449, 0xf0278349, 0x1340000d, 0x0700300f, + 0x0cfe1f17, 0x04f08249, 0x01a8c1a5, 0x80144080, 0xc1a52056, 0x01a81793, + 0x16000f0c, 0x81980b00, 0x119d8904, 0xbca73844, 0x66641c04, 0x61a806ac, + 0x677c4e06, 0x22204081, 0x00196620, 0x00a06115, 0x01a8b1a5, 0x11e88904, + 0x00a041bc, 0x6efb1f1f, 0x1693c1a5, 0x4e0601a8, 0x4081667c, 0x66202220, + 0x16f07f1b, 0x91002800, 0x0300d191, 0x06a88286, 0x06b48dc9, 0xc5c906a8, + 0x11a806b6, 0x11f88904, 0x300f81be, 0x600d0100, 0x06a811dc, 0x06b615c9, + 0x85890300, 0x890441a8, 0xf1ba11f0, 0x0100300f, 0x2af71f17, 0x136c630d, + 0x0100300f, 0x114c680d, 0xbe6406a8, 0x06b600a0, 0x41280040, 0x1104000c, + 0x20a08014, 0x0100590f, 0x890411a8, 0xf1bb11f4, 0x0100300f, 0x10f71f17, + 0x1384630d, 0x0100300f, 0x0af71f17, 0x1388630d, 0x0100300f, 0x04f71f17, + 0x138c630d, 0x0100300f, 0xfef61f17, 0x13a0630d, 0x0100300f, 0xf8f61f17, + 0x1380630d, 0x0400300f, 0x444c680d, 0xf94f5398, 0x94643128, 0x1f170020, + 0x31ac85f4, 0x890441a8, 0x41b411bf, 0x890441a8, 0x1f17119b, 0x41b633f4, + 0x14e0c106, 0x580c218c, 0x000d1100, 0xf8061190, 0xd1a51400, 0x24087e06, + 0x14187e06, 0x141c7e06, 0x2fa0afa5, 0x0080ae97, 0x0700500f, 0x7730d00d, + 0x66a8414c, 0x618bfdc9, 0x76d48a00, 0x61369348, 0x10007688, 0x57a80101, + 0x77b98904, 0x57a857b4, 0x77988904, 0x304457b6, 0x06a800a0, 0x66b98904, + 0x06a806b4, 0x66988904, 0x1f1706b6, 0x01aa83fa, 0x90ff1f1e, 0x2fa0afa5, + 0x0080ae97, 0x300f0392, 0x60080100, 0xf0001134, 0x0b0f0700, 0x000d0816, + 0xdfa78b08, 0x7110f006, 0x86860300, 0x0bac8bb4, 0x890451a8, 0x91b811ff, + 0x0100300f, 0x13c0630d, 0x42fa1f17, 0x0020024d, 0x8c890300, 0x1c004006, + 0x1102000c, 0x20b48014, 0x0100300f, 0x1c004006, 0x1100800c, 0x000021b9, + 0x500f83a2, 0xc00d0101, 0x82491114, 0xb2640628, 0x06b500a0, 0x300d06a8, + 0x1f176600, 0x06b607f5, 0x00208249, 0x02f51f17, 0x03450100, 0x0100300f, + 0x98f61f17, 0x13b0630d, 0x0800500f, 0x81c41008, 0x0600040f, 0x0200e00f, + 0x2230540d, 0x062c0944, 0xfa4f2398, 0x00c91128, 0x1258f306, 0x886411a8, + 0x1f170020, 0x11acdbf3, 0x1c004006, 0x119d8904, 0x8cf31f17, 0x1cf0ff06, + 0x12e0c106, 0x580c418c, 0x000d1100, 0xf8061158, 0x7e061200, 0x7e064208, + 0x7e06b218, 0xdfa5b21c, 0xde972fa0, 0x00200040, 0x12946308, 0x21ff0000, + 0x0600300f, 0x12bcf406, 0x6324630d, 0xb4f91f17, 0x0a70024d, 0x0100300f, + 0x13a4630d, 0xacf91f17, 0x0970024d, 0x1128824c, 0x034d30c9, 0x190ff4a7, + 0x000f0813, 0x11ac0d80, 0x720de7a7, 0x0a0d8398, 0x0000d600, 0x000f1508, + 0xc00f0460, 0x1f170700, 0x08f0a5fc, 0x7cff1f1e, 0x03000192, 0xffa78189, + 0x890401a8, 0x51bb11f2, 0x0700300f, 0x00208249, 0x88f41f17, 0xe3040000, + 0xbcf31f17, 0x73c0630d, 0x0100300f, 0x114c680d, 0x890406a8, 0x06b66691, + 0x0100300f, 0x114c680d, 0x5dc906a8, 0x61e0f106, 0xddc906a8, 0xffa506ac, + 0xfe972fa0, 0x00800080, 0x300f0192, 0x60080100, 0xf0001134, 0x0b0f0600, + 0x000d0716, 0xffa77508, 0x6110f006, 0x05ac85b4, 0x11f44006, 0x1140000c, + 0xffa561b8, 0xfe972fa0, 0x00200040, 0x0100300f, 0x11f4640d, 0x88860300, + 0x8dc906a8, 0x71a806b6, 0xd1ba4080, 0x0100500f, 0x1798f698, 0x12701008, + 0x87ac06af, 0x890411a8, 0x11ac11b6, 0x06800000, 0xedf3f19c, 0x20c9618a, + 0x06800000, 0x0200300f, 0x224c680d, 0x11a8c5f2, 0x11eb8904, 0x00a041be, + 0x90ff1f1f, 0x000c71a8, 0x71bb1102, 0x0700500f, 0x7304cf0d, 0x02f31f17, + 0x00200a4c, 0x0600300f, 0x6650680d, 0x744cc30d, 0xfef21f17, 0x7340c30d, + 0x886451a8, 0x51b60020, 0x11a8394c, 0x00209c64, 0x87890300, 0xfaf21f17, + 0x112cfa4f, 0x890461a8, 0x1f1711be, 0x61b6abf2, 0x12e0c106, 0x580c418c, + 0x000d1100, 0xf8061158, 0x7e061200, 0x7e064208, 0x7e065218, 0xffa5521c, + 0xfe972fa0, 0x00800080, 0x03000192, 0xffa78189, 0x890401a8, 0x51bb11f1, + 0x0700300f, 0x00208249, 0xd8f31f17, 0xe3040000, 0x32f51f17, 0x7374630d, + 0x0100300f, 0x114c680d, 0x890406a8, 0x06b66693, 0x0100300f, 0x114c680d, + 0x65c906a8, 0x61e0f106, 0xe5c906a8, 0xffa506ac, 0xfe972fa0, 0x00800080, + 0x03000192, 0xffa78189, 0x890401a8, 0x31bb11f6, 0x0200300f, 0x0cf51f17, + 0x23b8630d, 0x08f51f17, 0x23bc630d, 0x0100300f, 0x114c680d, 0x890406a8, + 0x06b66695, 0x0100300f, 0x114c680d, 0x75c906a8, 0x61e0f106, 0xf5c906a8, + 0xffa506ac, 0xfe972fa0, 0x00800080, 0x300f0592, 0x60080b00, 0xf000b134, + 0x0b0f0600, 0x000d0716, 0xbfa77c08, 0x6110f006, 0x0cac8cb4, 0x11f44006, + 0x1104000c, 0xbfa561b8, 0xbe972fa0, 0x00200040, 0x0100300f, 0x11f4640d, + 0x85c906a8, 0x030006b6, 0xd1a78189, 0x800c01a8, 0xd1b81100, 0xf6fffc01, + 0x0701500f, 0x7714c00d, 0x618a61a8, 0x61a861b5, 0x66b6168a, 0x0100500f, + 0x12c01008, 0xb4f41f17, 0xb3b0630d, 0x0500040f, 0x15acd1a5, 0x01280040, + 0x1102000c, 0x2078801c, 0x81860300, 0x890401a8, 0xd1bc11ff, 0x44f21f17, + 0xb3c0630d, 0x0100300f, 0x110c660d, 0x890406a8, 0x06b6669f, 0x0200300f, + 0x224c680d, 0xfa4f3398, 0x8c641128, 0x1f170020, 0x11ac25f2, 0x1693d1a5, + 0x890401a8, 0x1f1711bd, 0x51b6d5f1, 0x12e0c106, 0x580c418c, 0x000d1100, + 0xf8061106, 0x7e061200, 0x7e064208, 0x7e06c218, 0xbfa5c21c, 0xbe972fa0, + 0x00200040, 0x0200300f, 0x224c680d, 0x890411a8, 0x31be11ec, 0x22ff1f1f, + 0x890411a8, 0x31be11ee, 0x48ff1f1f, 0x08100000, 0x0113190f, 0x8ff3864c, + 0x22b58904, 0x1398320d, 0xb1306d08, 0xf50f0000, 0x8f728549, 0x5120fb06, + 0xc1a7004d, 0xfda78449, 0xe1278449, 0x0700800f, 0x0680000f, 0x0420000f, + 0xd0fa1f17, 0x00a00a4c, 0xf0a7004d, 0x0700400f, 0xe1270040, 0x05080000, + 0x06a00000, 0x0440000f, 0xc0fa1f17, 0x03000400, 0xdef11f17, 0xb3a4630d, + 0x01ff000f, 0x16f20f0d, 0xd6f11f17, 0xb324630d, 0x7b06c1a5, 0x01a86144, + 0xc6259464, 0x72ff1f16, 0x008051ac, 0x0100400f, 0x05700449, 0x1c01000d, + 0x81890300, 0x8fa7714c, 0xf1270040, 0x0100300f, 0x19b06008, 0xdaf41f17, + 0x44100000, 0x099cf706, 0x19304e06, 0xe9278040, 0x11771e04, 0x0b00f00f, + 0x1f0f1b8b, 0x990d0dff, 0xf006ddd0, 0xf006b904, 0xf1a5c904, 0xc6880300, + 0xe00f01a8, 0x530d0a00, 0xfd06aa10, 0xd9a719e0, 0x0904f006, 0x0904f006, + 0x0904f006, 0x70069d88, 0x40060900, 0x00811d00, 0xd7001708, 0x512c3d44, + 0x17104b06, 0xc6860300, 0x4b0651ac, 0x03001740, 0x51ac8688, 0x030061a8, + 0x51acc687, 0x17704406, 0x46890300, 0x440651ac, 0x03001790, 0x51ac0689, + 0x17a44406, 0x46860300, 0x4b0651ac, 0x030017c0, 0x51ac0686, 0x17b84606, + 0x46870300, 0x4b0651ac, 0x030017b0, 0xf84f0687, 0xfe0651ac, 0xf1a51a30, + 0x01a8caa7, 0x11f38904, 0x500fa1bc, 0x1b0d0100, 0x06a811c8, 0x6605000d, + 0x06360040, 0x01a8f1a5, 0x1100010c, 0x000081ba, 0x01000180, 0x00070600, + 0x00a06165, 0x01a8f1a5, 0x1100020c, 0x510fa1b9, 0x0b000600, 0x3044c103, + 0x000000a0, 0x000fe710, 0xcd0d0626, 0xf1066600, 0xf1067100, 0xf1067100, + 0x0b447100, 0xf106072c, 0xf1067600, 0x57ac7600, 0x0100300f, 0x162c6a08, + 0x01d20500, 0x020fb6a7, 0xf2060716, 0x7f0d16d4, 0xf1a577d8, 0x01a857ac, + 0x11f78904, 0x000f61ba, 0x57a80116, 0x51ac718b, 0x0100300f, 0x11306a0d, + 0x0694010f, 0xa1270040, 0x01100000, 0x03400000, 0x20f71f17, 0x61650007, + 0x01100000, 0x890480f3, 0x011511f2, 0xd1a5010b, 0x011501a8, 0xc1a50107, + 0x890401a8, 0x011511e8, 0x00000101, 0x80f30110, 0x11f38904, 0x20988115, + 0xa1250040, 0x01100000, 0x80730040, 0x11f48904, 0x20548115, 0x01800000, + 0x01100000, 0x890480f3, 0x801511f5, 0xa1a520c2, 0x01100000, 0x890480f3, + 0xd1bb11f6, 0xa1250040, 0x01800000, 0x06800400, 0x00008005, 0x61640007, + 0x01a8f1a5, 0x11fc8904, 0x0000c1ba, 0x784e0180, 0x618ae8f3, 0x000020c9, + 0x1f170680, 0xc5f25ff5, 0xb4ff1f1e, 0x91a701a8, 0x1120000c, 0x20688015, + 0x040c91a5, 0x80151100, 0x91a52056, 0x1180000c, 0x20448015, 0x000c91a5, + 0x51bc1108, 0x00200040, 0xf2fd1f1f, 0x01100000, 0x08100000, 0x890480f3, + 0x300f11b6, 0x97a50600, 0x6d0887f2, 0x00006630, 0x000cf10f, 0x51ac7702, + 0xe078831c, 0xeef31f1f, 0xb8ff1f1e, 0xfefc1f1f, 0xe6210040, 0xbaf01f1f, + 0xe2210040, 0xfafa1f1f, 0xde210040, 0x080c01a8, 0x96bc1600, 0x0600300f, + 0x6660660d, 0x6d8056a8, 0xc164801c, 0x1600100c, 0x300fa6bc, 0x660d0600, + 0x56a86660, 0x6602000c, 0xc244801c, 0x1100400c, 0x300fc1bc, 0x610d0100, + 0x01a8116c, 0x1100080c, 0x00a041be, 0x7efd1f1f, 0x01100000, 0x07100000, + 0x890480f3, 0x300f11b5, 0x86f20600, 0x66306d08, 0xf10f0000, 0x6eff1f16, + 0x512c0040, 0x3efd1f1f, 0xec210040, 0x8afc1f1f, 0xe8210040, 0x8904c0f3, + 0x31bc11f0, 0x8ef61f1f, 0x01100000, 0x07100000, 0x890480f3, 0x300f11b4, + 0x86f20600, 0x66306d08, 0xf10f0000, 0x46ff1f16, 0x512c0040, 0x020c01a8, + 0x80151600, 0x000cc04e, 0xf6bb1610, 0x1640000c, 0x000c86bf, 0x31bc1104, + 0xb2fb1f1f, 0x01100000, 0x07100000, 0x890480f3, 0x300f11b3, 0x86f20600, + 0x66306d08, 0xf10f0000, 0x1aff1f16, 0x512c0040, 0x56f81f1f, 0xec210040, + 0x5cf91f1f, 0xe8210040, 0x1af01f1f, 0xe4210040, 0x01a8f1a5, 0x11fd8904, + 0x00a041be, 0x8cfb1f1f, 0x01a8f1a5, 0x11f28904, 0x300fe1ba, 0x00a00100, + 0x90f21f17, 0x13c0630d, 0x01a8e1a5, 0x16928904, 0x06ace1a5, 0x01a8f1a5, + 0x11f18904, 0x300fe1ba, 0x00a00100, 0x4ef21f17, 0x1374630d, 0x01a8e1a5, + 0x16948904, 0x06ace1a5, 0x01a8f1a5, 0x11fe8904, 0x00a041be, 0x18f81f1f, + 0x01a8f1a5, 0x11fb8904, 0x00a041be, 0xdcef1f1f, 0x01a8f1a5, 0x11ff8904, + 0x00a041be, 0x12f91f1f, 0x01a8c1a5, 0x11ff8904, 0x4c0f61b8, 0x0b4c0156, + 0x06ac0020, 0x01564c0f, 0x0600a000, 0x0700800f, 0x080a800f, 0x87af06af, + 0x082f0040, 0xb2f51f17, 0x03800000, 0x0794010f, 0x01100000, 0x86000400, + 0x71640007, 0x07100000, 0xf206b1a5, 0xf00671d4, 0x00006130, 0xadf30610, + 0x66b38904, 0x0000aef2, 0x06acf60f, 0x06100000, 0x8904adf3, 0xaef266b6, + 0xf60f0000, 0x000006ac, 0xadf30610, 0x66b58904, 0x0000aef2, 0x06acf60f, + 0x01a8f1a5, 0x11f38904, 0x500fc1bc, 0x1b0d0100, 0x06a811cc, 0x86b715c9, + 0x866406a8, 0x06b600a0, 0x0100300f, 0x1140610d, 0x61fcc406, 0x4a0686b4, + 0xf30661e0, 0xfa0661ec, 0x7c060100, 0x06a80184, 0x06ac0dc9, 0x01a8f1a5, + 0x1100020c, 0x20c8801c, 0x0100510f, 0x113cb00d, 0x040c01a8, 0x71ba1181, + 0x0600510f, 0xc1030b00, 0x00ac6188, 0x0100510f, 0x113cb10d, 0x040c01a8, + 0x71ba1181, 0x0600510f, 0xc1130b00, 0x00ac6188, 0x0100510f, 0x113cb20d, + 0x040c01a8, 0x71ba1181, 0x0600510f, 0xc1230b00, 0x00ac6188, 0x0100510f, + 0x113cb30d, 0x040c01a8, 0x71ba1181, 0x0600510f, 0xc1330b00, 0x00ac6188, + 0x0127510f, 0x113c800d, 0x040c01a8, 0x71ba1181, 0x0627510f, 0xc1030800, + 0x00ac6188, 0x0127510f, 0x113c810d, 0x040c01a8, 0x71ba1181, 0x0627510f, + 0xc1130800, 0x00ac6188, 0x0127510f, 0x113c820d, 0x040c01a8, 0x71ba1181, + 0x0627510f, 0xc1230800, 0x00ac6188, 0x00000593, 0x1f174410, 0xf398f3f1, + 0x1f168fa5, 0x8e97e5f0, 0x801d43bc, 0x00a06112, 0x01800000, 0x0600020f, + 0x68720040, 0x81890300, 0x040c01a8, 0x31be1100, 0x3f200040, 0x6608801d, + 0x3f200040, 0x6708801d, 0x3f200040, 0x00002fa0, 0x80f20180, 0x0100300f, + 0x11746408, 0xf6af0000, 0x07cccc0f, 0x77cccc0d, 0xf0062fa0, 0x07ac6128, + 0x09800000, 0x00a00049, 0x0700300f, 0x77a0640d, 0x19400007, 0x8904ffa7, + 0x61a81afe, 0xc6ff1f17, 0x13082120, 0x0800040f, 0x0200100f, 0x0400080f, + 0x200fcab8, 0x00070500, 0x00078962, 0x00072962, 0x0ba14961, 0x59610007, + 0x89610007, 0x29610007, 0x49620007, 0x59620007, 0x1c0d61a8, 0x05001100, + 0x61b606bc, 0x619d8904, 0xff017188, 0x07a8b67f, 0xff0f768a, 0x86b407ef, + 0x76fff70d, 0x768a07a8, 0xffa506b6, 0xfe972fa0, 0x00800080, 0xcfa70492, + 0x72ef1f1f, 0xb6ff1f1f, 0xa6ff1f1f, 0x81890300, 0x0300f1a7, 0xe1a78186, + 0x01800000, 0x06200000, 0x61640007, 0x01100000, 0x0694010f, 0x61650007, + 0x01160b0f, 0x0600300f, 0x110c000d, 0x66446008, 0x400651ac, 0x831576dc, + 0x010fe0fa, 0x300f0794, 0x60080600, 0x51ac6648, 0x01100000, 0x71640007, + 0x16b84506, 0x61acf7a5, 0x16c04506, 0x51b4e6a5, 0x66a8d6a7, 0x0100f80f, + 0x1f17618b, 0x61acb7ed, 0x01a8f1a5, 0x1100040c, 0x00a041be, 0x48fc1f1f, + 0x01a8f1a5, 0x1100040c, 0xf1a581b8, 0x000c01a8, 0x31be1120, 0x60ee1f1f, + 0x01a8d1a5, 0x1140000c, 0x20688314, 0x0600800f, 0x07800000, 0xcfa58049, + 0x67670007, 0x3f20e74b, 0x01000100, 0x01000201, 0x02010201, 0x01000402, + 0x02010402, 0x04020402, 0x01000803, 0x02010803, 0x04020803, 0x01001004, + 0x02011004, 0x04021004, 0x08031004, 0x01002005, 0x02012005, 0x04022005, + 0x08032005, 0x01004006, 0x02014006, 0x04024006, 0x08034006 }; static struct spm_desc spm_firmware = { - .version = "pcm_suspend_v1.43_no_GPU_WAYEN", - .pmem_words = 0x9bf, - .total_words = 0x9d4, + .version = "pcm_suspend_v1.45_20201028_mtcmosapi", + .pmem_words = 0x9c2, + .total_words = 0x9d7, .pmem_start = 0x10000000, .dmem_start = 0x10003800 }; -- To view, visit https://review.coreboot.org/c/coreboot/+/46876 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: Iabd48e9ad8e79027d46f4a4a658a69d9b8a9797c Gerrit-Change-Number: 46876 Gerrit-PatchSet: 1 Gerrit-Owner: Roger Lu <roger.lu(a)mediatek.corp-partner.google.com> Gerrit-Reviewer: Roger Lu <roger.lu(a)mediatek.com> Gerrit-MessageType: newchange

2 2

Change in coreboot[master]: soc/mediatek/mt8192: Add multi freq calibration
by Yidi Lin (Code Review) 11 Mar '21

11 Mar '21

Hello Xi Chen, I'd like you to do a code review. Please visit https://review.coreboot.org/c/coreboot/+/46398 to review the following change. Change subject: soc/mediatek/mt8192: Add multi freq calibration ...................................................................... soc/mediatek/mt8192: Add multi freq calibration For calibration highest freq. Signed-off-by: mtk11206 <xixi.chen(a)mediatek.com> Change-Id: Iddab4dd1a331c668b967207e7f1542ea29424b68 --- M src/soc/mediatek/mt8192/Kconfig M src/soc/mediatek/mt8192/dramc_pi_main.c M src/soc/mediatek/mt8192/include/soc/dramc_param.h 3 files changed, 3 insertions(+), 3 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/98/46398/1 diff --git a/src/soc/mediatek/mt8192/Kconfig b/src/soc/mediatek/mt8192/Kconfig index ea82a8b..6723cc5 100644 --- a/src/soc/mediatek/mt8192/Kconfig +++ b/src/soc/mediatek/mt8192/Kconfig @@ -38,7 +38,7 @@ config MT8192_DRAM_DVFS_LIMIT_FREQ_CNT bool - default n + default y select MT8192_DRAM_DVFS help This options limit DRAM frequency calibration count from total 7 to 3, diff --git a/src/soc/mediatek/mt8192/dramc_pi_main.c b/src/soc/mediatek/mt8192/dramc_pi_main.c old mode 100644 new mode 100755 index e4772c2..e7c6ecb --- a/src/soc/mediatek/mt8192/dramc_pi_main.c +++ b/src/soc/mediatek/mt8192/dramc_pi_main.c @@ -480,7 +480,7 @@ after_calib(&cali); enable_dfs_hw_mode_clk(); - if (CONFIG(MT8192_DRAM_DVFS)) { + if (CONFIG(MT8192_DRAM_DVFS) || CONFIG(MT8192_DRAM_DVFS_LIMIT_FREQ_CNT)) { dram_cali_seq bootup_cali_seq = CALI_SEQ5; dram_dfs_shu bootup_shu = get_shu_save_by_k_shu(bootup_cali_seq); diff --git a/src/soc/mediatek/mt8192/include/soc/dramc_param.h b/src/soc/mediatek/mt8192/include/soc/dramc_param.h old mode 100644 new mode 100755 index b4e982f..2d4f2ca --- a/src/soc/mediatek/mt8192/include/soc/dramc_param.h +++ b/src/soc/mediatek/mt8192/include/soc/dramc_param.h @@ -8,7 +8,7 @@ #include <soc/dramc_common_mt8192.h> enum { - DRAMC_PARAM_HEADER_VERSION = 3, + DRAMC_PARAM_HEADER_VERSION = 4, }; enum DRAMC_PARAM_STATUS_CODES { -- To view, visit https://review.coreboot.org/c/coreboot/+/46398 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: Iddab4dd1a331c668b967207e7f1542ea29424b68 Gerrit-Change-Number: 46398 Gerrit-PatchSet: 1 Gerrit-Owner: Yidi Lin <yidi.lin(a)mediatek.com> Gerrit-Reviewer: Xi Chen <xixi.chen(a)mediatek.com> Gerrit-MessageType: newchange

4 10

Change in coreboot[master]: soc/mediatek/mt8192: fix impedance tracking channel number
by Yidi Lin (Code Review) 11 Mar '21

11 Mar '21

Hello Xi Chen, I'd like you to do a code review. Please visit https://review.coreboot.org/c/coreboot/+/46399 to review the following change. Change subject: soc/mediatek/mt8192: fix impedance tracking channel number ...................................................................... soc/mediatek/mt8192: fix impedance tracking channel number Update impedance tracking CH1 setting. Signed-off-by: mtk11206 <xixi.chen(a)mediatek.com> Change-Id: Iafec2e14a4b0b318e30493ee49c07af5aad5f1e8 --- M src/soc/mediatek/mt8192/dramc_tracking.c 1 file changed, 1 insertion(+), 1 deletion(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/99/46399/1 diff --git a/src/soc/mediatek/mt8192/dramc_tracking.c b/src/soc/mediatek/mt8192/dramc_tracking.c old mode 100644 new mode 100755 index 3b0b8d6..382675e --- a/src/soc/mediatek/mt8192/dramc_tracking.c +++ b/src/soc/mediatek/mt8192/dramc_tracking.c @@ -526,7 +526,7 @@ MISC_IMPCAL_DIS_SUS_CH1_DRV, 1, MISC_IMPCAL_IMPSRCEXT, 0, MISC_IMPCAL_IMPCAL_ECO_OPT, 1); - SET32_BITFIELDS(&ch[0].phy_ao.misc_impcal, + SET32_BITFIELDS(&ch[1].phy_ao.misc_impcal, MISC_IMPCAL_DIS_SUS_CH0_DRV, 1, MISC_IMPCAL_DIS_SUS_CH1_DRV, 0, MISC_IMPCAL_IMPSRCEXT, 1, -- To view, visit https://review.coreboot.org/c/coreboot/+/46399 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: Iafec2e14a4b0b318e30493ee49c07af5aad5f1e8 Gerrit-Change-Number: 46399 Gerrit-PatchSet: 1 Gerrit-Owner: Yidi Lin <yidi.lin(a)mediatek.com> Gerrit-Reviewer: Xi Chen <xixi.chen(a)mediatek.com> Gerrit-MessageType: newchange

4 9

Change in coreboot[master]: DO-NOT-SUBMIT: Asurada ToT - Coreboot
by Yidi Lin (Code Review) 09 Mar '21

09 Mar '21

Hello CK HU, I'd like you to do a code review. Please visit https://review.coreboot.org/c/coreboot/+/46413 to review the following change. Change subject: DO-NOT-SUBMIT: Asurada ToT - Coreboot ...................................................................... DO-NOT-SUBMIT: Asurada ToT - Coreboot Signed-off-by: CK Hu <ck.hu(a)mediatek.com> Change-Id: If23898ebc6a1a0bcec910873a07b7470f9aa3dd6 --- M README.md 1 file changed, 1 insertion(+), 0 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/13/46413/1 diff --git a/README.md b/README.md index 14879c1..d2b1bc8 100644 --- a/README.md +++ b/README.md @@ -102,3 +102,4 @@ Please check the individual source files for details. This makes the resulting coreboot images licensed under the GPL, version 2. + -- To view, visit https://review.coreboot.org/c/coreboot/+/46413 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: If23898ebc6a1a0bcec910873a07b7470f9aa3dd6 Gerrit-Change-Number: 46413 Gerrit-PatchSet: 1 Gerrit-Owner: Yidi Lin <yidi.lin(a)mediatek.com> Gerrit-Reviewer: CK HU <ck.hu(a)mediatek.com> Gerrit-MessageType: newchange

6 67

Change in coreboot[master]: soc/mediatek/mt8192: Do rx dqs gating training
by CK HU (Code Review) 08 Mar '21

08 Mar '21

Hello Duan huayang, I'd like you to do a code review. Please visit https://review.coreboot.org/c/coreboot/+/44718 to review the following change. Change subject: soc/mediatek/mt8192: Do rx dqs gating training ...................................................................... soc/mediatek/mt8192: Do rx dqs gating training Signed-off-by: Huayang Duan <huayang.duan(a)mediatek.com> Change-Id: I141abc1fdd283f4898d0772736bc777e87017561 --- M src/soc/mediatek/mt8192/dramc_pi_calibration_api.c M src/soc/mediatek/mt8192/dramc_pi_main.c 2 files changed, 323 insertions(+), 0 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/18/44718/1 diff --git a/src/soc/mediatek/mt8192/dramc_pi_calibration_api.c b/src/soc/mediatek/mt8192/dramc_pi_calibration_api.c index e531de0..8d65a67 100644 --- a/src/soc/mediatek/mt8192/dramc_pi_calibration_api.c +++ b/src/soc/mediatek/mt8192/dramc_pi_calibration_api.c @@ -18,6 +18,15 @@ }, }; +struct rxdqs_gating_best_win { + u8 dqsien_dly_mck[DQS_NUMBER]; + u8 dqsien_dly_ui[DQS_NUMBER]; + u8 dqsien_dly_pi[DQS_NUMBER]; + u8 dqsien_dly_mck_p1[DQS_NUMBER]; + u8 dqsien_dly_ui_p1[DQS_NUMBER]; + u8 dqsien_dly_pi_p1[DQS_NUMBER]; +}; + static const u8 imp_vref_sel[ODT_MAX][IMP_DRV_MAX] = { /* DRVP DRVN ODTP ODTN */ [ODT_OFF] = {0x37, 0x33, 0x00, 0x37}, @@ -1378,3 +1387,311 @@ dramc_set_broadcast(bc_bak); } + +static u8 rxdqs_gating_get_tx_dly_min(dram_freq_grp freq_group, + struct rxdqs_gating_best_win *rxdqs_best_win) +{ + u8 tx_dly_dqs_gated = 0, tx_dly_min = 0xff; + + for (u8 dqs = 0; dqs < DQS_NUMBER; dqs++) { + dramc_dbg("best DQS%d dly(MCK, UI, PI) = (%d, %d, %d)\n", dqs, + rxdqs_best_win->dqsien_dly_mck[dqs], + rxdqs_best_win->dqsien_dly_ui[dqs], + rxdqs_best_win->dqsien_dly_pi[dqs]); + + tx_dly_dqs_gated = (rxdqs_best_win->dqsien_dly_mck[dqs] << 4) + + rxdqs_best_win->dqsien_dly_ui[dqs]; + + if (freq_group != DDRFREQ_400) + tx_dly_dqs_gated >>= 3; + else + tx_dly_dqs_gated >>= 2; + + if (tx_dly_dqs_gated < tx_dly_min) + tx_dly_min = tx_dly_dqs_gated; + } + return tx_dly_min; +} + +static u8 rxdqs_gating_get_tx_dly_max(dram_freq_grp freq_group, + struct rxdqs_gating_best_win *rxdqs_best_win) +{ + u8 tx_dly_dqs_gated = 0, tx_dly_max = 0; + + for (u8 dqs = 0; dqs < DQS_NUMBER; dqs++) { + dramc_dbg("best DQS%d P1 dly(MCK, UI, PI) = (%d, %d, %d)\n", dqs, + rxdqs_best_win->dqsien_dly_mck_p1[dqs], + rxdqs_best_win->dqsien_dly_ui_p1[dqs], + rxdqs_best_win->dqsien_dly_pi_p1[dqs]); + + tx_dly_dqs_gated = (rxdqs_best_win->dqsien_dly_mck_p1[dqs] << 4) + + rxdqs_best_win->dqsien_dly_ui_p1[dqs]; + + if (freq_group != DDRFREQ_400) + tx_dly_dqs_gated >>= 3; + else + tx_dly_dqs_gated >>= 2; + + if (tx_dly_dqs_gated > tx_dly_max) + tx_dly_max = tx_dly_dqs_gated; + } + return tx_dly_max; +} + +void dramc_rx_dqs_gating_cal(const struct ddr_cali* cali, + u8 *tx_dly_min, u8 *tx_dly_max) +{ + u8 chn, rank; + u8 pi_per_ui, ui_per_mck, freq_div; + dram_freq_grp freq_group; + struct rxdqs_gating_best_win best_win = {0}; + const struct sdram_params *params = cali->params; + + chn = cali->chn; + rank = cali->rank; + freq_group = get_freq_group(cali); + + struct reg_bak regs_bak[] = { + {&ch[chn].ao.refctrl0}, + {&ch[chn].phy_ao.dvs_b[0].b0_dq6}, + {&ch[chn].phy_ao.dvs_b[1].b0_dq6}, + {&ch[chn].phy_ao.misc_stbcal1}, + {&ch[chn].phy_ao.misc_stbcal2}, + }; + for (size_t i = 0; i < ARRAY_SIZE(regs_bak); i++) + regs_bak[i].value = read32(regs_bak[i].addr); + + pi_per_ui = 32; + ui_per_mck = 16; + if (get_div_mode(cali) == DIV4_MODE) + freq_div = 2; + else + freq_div = 4; + + for (u8 dqs = 0; dqs < DQS_NUMBER; dqs++) { + best_win.dqsien_dly_mck[dqs] = params->gating_MCK[chn][rank][dqs]; + best_win.dqsien_dly_ui[dqs] = params->gating_UI[chn][rank][dqs]; + best_win.dqsien_dly_pi[dqs] = params->gating_PI[chn][rank][dqs]; + + /* Calculate P1 */ + best_win.dqsien_dly_ui_p1[dqs] = + best_win.dqsien_dly_mck[dqs] * ui_per_mck + + best_win.dqsien_dly_ui[dqs] + freq_div; + best_win.dqsien_dly_mck_p1[dqs] = + best_win.dqsien_dly_ui_p1[dqs] / ui_per_mck; + best_win.dqsien_dly_ui_p1[dqs] = + best_win.dqsien_dly_ui_p1[dqs] % ui_per_mck; + dramc_dbg("[FAST_K] CH%d RK%d best DQS%d dly(MCK, UI, PI) = (%d, %d, %d)\n", + chn, rank, dqs, best_win.dqsien_dly_mck[dqs], + best_win.dqsien_dly_ui[dqs], + best_win.dqsien_dly_pi[dqs]); + dramc_dbg("[FAST_K] CH%d RK%d best DQS%d P1 dly(MCK, UI, PI) = (%d, %d, %d)\n", + chn, rank, dqs, best_win.dqsien_dly_mck_p1[dqs], + best_win.dqsien_dly_ui_p1[dqs], + best_win.dqsien_dly_pi_p1[dqs]); + } + + *tx_dly_min = rxdqs_gating_get_tx_dly_min(freq_group, &best_win); + *tx_dly_max = rxdqs_gating_get_tx_dly_max(freq_group, &best_win); + + SET32_BITFIELDS(&ch[chn].phy_ao.byte[0].rk[rank].shu_dqsien_mck_ui_dly, + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0, best_win.dqsien_dly_mck[0], + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0, best_win.dqsien_dly_ui[0], + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0, best_win.dqsien_dly_mck_p1[0], + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0, best_win.dqsien_dly_ui_p1[0]); + SET32_BITFIELDS(&ch[chn].phy_ao.byte[1].rk[rank].shu_dqsien_mck_ui_dly, + SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1, best_win.dqsien_dly_mck[1], + SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1, best_win.dqsien_dly_ui[1], + SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1, best_win.dqsien_dly_mck_p1[1], + SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1, best_win.dqsien_dly_ui_p1[1]); + SET32_BITFIELDS(&ch[chn].phy_ao.byte[0].rk[rank].shu_rk_b0_dqsien_pi_dly, + SHU_RK_B0_DQSIEN_PI_DLY_DQSIEN_PI_B0, best_win.dqsien_dly_pi[0]); + SET32_BITFIELDS(&ch[chn].phy_ao.byte[1].rk[rank].shu_rk_b0_dqsien_pi_dly, + SHU_RK_B1_DQSIEN_PI_DLY_DQSIEN_PI_B1, best_win.dqsien_dly_pi[1]); + + for (size_t i = 0; i < ARRAY_SIZE(regs_bak); i++) + write32(regs_bak[i].addr, regs_bak[i].value); + + dramc_phy_reset(chn); +} + +static void dramc_rx_dqs_gating_post_process_find_best_coarse( + const struct ddr_cali* cali, s8 change_dqs_inctl, u8 mck2ui_shift) +{ + u8 chn, rk; + u8 best_coarse_mck[RANK_MAX][DQS_NUMBER]; + u8 best_coarse_ui[RANK_MAX][DQS_NUMBER]; + u8 best_coarse_mck_P1[RANK_MAX][DQS_NUMBER]; + u8 best_coarse_ui_P1[RANK_MAX][DQS_NUMBER]; + u32 rank_sel_mck_p0[2], rank_sel_mck_p1[2]; + + chn = cali->chn; + for (rk = 0; rk < cali->support_ranks; rk++) { + best_coarse_mck[rk][0] = + READ32_BITFIELD(&ch[chn].phy_ao.byte[0].rk[rk].shu_dqsien_mck_ui_dly, + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0); + best_coarse_ui[rk][0] = + READ32_BITFIELD(&ch[chn].phy_ao.byte[0].rk[rk].shu_dqsien_mck_ui_dly, + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0); + best_coarse_mck_P1[rk][0] = + READ32_BITFIELD(&ch[chn].phy_ao.byte[0].rk[rk].shu_dqsien_mck_ui_dly, + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0); + best_coarse_ui_P1[rk][0] = + READ32_BITFIELD(&ch[chn].phy_ao.byte[0].rk[rk].shu_dqsien_mck_ui_dly, + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0); + + best_coarse_mck[rk][1] = + READ32_BITFIELD(&ch[chn].phy_ao.byte[1].rk[rk].shu_dqsien_mck_ui_dly, + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0); + best_coarse_ui[rk][1] = + READ32_BITFIELD(&ch[chn].phy_ao.byte[1].rk[rk].shu_dqsien_mck_ui_dly, + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0); + best_coarse_mck_P1[rk][1] = + READ32_BITFIELD(&ch[chn].phy_ao.byte[1].rk[rk].shu_dqsien_mck_ui_dly, + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0); + best_coarse_ui_P1[rk][1] = + READ32_BITFIELD(&ch[chn].phy_ao.byte[1].rk[rk].shu_dqsien_mck_ui_dly, + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0); + } + + if (change_dqs_inctl != 0) { + for (rk = 0; rk < cali->support_ranks; rk++) { + for (u8 dqs = 0; dqs < DQS_NUMBER; dqs++) { + u8 total_ui, total_ui_P1; + total_ui = (best_coarse_mck[rk][dqs] << 4) + + best_coarse_ui[rk][dqs]; + total_ui_P1 = (best_coarse_mck_P1[rk][dqs] << 4) + + best_coarse_ui_P1[rk][dqs]; + + total_ui += (change_dqs_inctl << mck2ui_shift); + total_ui_P1 += (change_dqs_inctl << mck2ui_shift); + + best_coarse_mck[rk][dqs] = (total_ui >> 4); + best_coarse_ui[rk][dqs] = total_ui & 0xf; + + best_coarse_mck_P1[rk][dqs] = (total_ui_P1 >> 4); + best_coarse_ui_P1[rk][dqs] = total_ui_P1 & 0xf; + dramc_dbg("best DQS%d dly(2T, 0.5T) = (%d, %d)\n", + dqs, best_coarse_mck[rk][dqs], + best_coarse_ui[rk][dqs]); + } + for (u8 dqs = 0; dqs < DQS_NUMBER; dqs++) + dramc_dbg("best DQS%d P1 dly(2T, 0.5T) = (%d, %d)\n", + dqs, best_coarse_mck_P1[rk][dqs], + best_coarse_ui_P1[rk][dqs]); + } + + for (rk = 0; rk < cali->support_ranks; rk++) { + SET32_BITFIELDS(&ch[chn].phy_ao.byte[0].rk[rk].shu_dqsien_mck_ui_dly, + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B0, + best_coarse_mck[rk][0], + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B0, + best_coarse_ui[rk][0], + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B0, + best_coarse_mck_P1[rk][0], + SHU_RK_B0_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B0, + best_coarse_ui_P1[rk][0]); + SET32_BITFIELDS(&ch[chn].phy_ao.byte[1].rk[rk].shu_dqsien_mck_ui_dly, + SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P0_B1, + best_coarse_mck[rk][1], + SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P0_B1, + best_coarse_ui[rk][1], + SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_MCK_P1_B1, + best_coarse_mck_P1[rk][1], + SHU_RK_B1_DQSIEN_MCK_UI_DLY_DQSIEN_UI_P1_B1, + best_coarse_ui_P1[rk][1]); + } + } + + for (u8 dqs = 0; dqs < DQS_NUMBER; dqs++) { + if (best_coarse_mck[RANK_0][dqs] > best_coarse_mck[RANK_1][dqs]) { + rank_sel_mck_p0[dqs] = (best_coarse_mck[RANK_0][dqs] > 0) ? + (best_coarse_mck[RANK_0][dqs] - 1) : 0; + rank_sel_mck_p1[dqs] = (best_coarse_mck_P1[RANK_0][dqs] > 0) ? + (best_coarse_mck_P1[RANK_0][dqs] - 1) : 0; + } else { + rank_sel_mck_p0[dqs] = (best_coarse_mck[RANK_1][dqs] > 0) ? + (best_coarse_mck[RANK_1][dqs] - 1) : 0; + rank_sel_mck_p1[dqs] = (best_coarse_mck_P1[RANK_1][dqs] > 0) ? + (best_coarse_mck_P1[RANK_1][dqs] - 1) : 0; + } + } + + SET32_BITFIELDS(&ch[chn].phy_ao.byte[0].shu_b0_rank_selph_ui_dly, + SHU_B0_RANK_SELPH_UI_DLY_RANKSEL_MCK_DLY_P0_B0, rank_sel_mck_p0[0], + SHU_B0_RANK_SELPH_UI_DLY_RANKSEL_MCK_DLY_P1_B0, rank_sel_mck_p1[0]); + SET32_BITFIELDS(&ch[chn].phy_ao.byte[1].shu_b0_rank_selph_ui_dly, + SHU_B1_RANK_SELPH_UI_DLY_RANKSEL_MCK_DLY_P0_B1, rank_sel_mck_p0[1], + SHU_B1_RANK_SELPH_UI_DLY_RANKSEL_MCK_DLY_P1_B1, rank_sel_mck_p1[1]); +} + +void dramc_rx_dqs_gating_post_process(const struct ddr_cali* cali, + u8 tx_dly_min, u8 tx_dly_max) +{ + u8 chn, rank; + dram_freq_grp freq_group; + + u8 mck2ui_shift; + s8 change_dqs_inctl; + u16 phs_inctl = 0; + u32 read_dqs_inctl, rank_inctl_root, xrtr2r, tx_dly_dqs_gate_min = 0; + u32 rank_inctl_stb; + + chn = cali->chn; + rank = cali->rank; + freq_group = get_freq_group(cali); + + if (get_div_mode(cali) == DIV8_MODE) { + if (freq_group > DDRFREQ_1200) + tx_dly_dqs_gate_min = 2; + else + tx_dly_dqs_gate_min = 1; + mck2ui_shift = 3; + } else { + tx_dly_dqs_gate_min = 2; + mck2ui_shift = 2; + } + + change_dqs_inctl = tx_dly_dqs_gate_min - tx_dly_min; + dramc_dbg("[RxdqsGatingPostProcess] freq %d\n" + "ChangeDQSINCTL %d, tx_dly_dqs_gate_min %d, tx_dly_min %d\n", + get_frequency(cali), + change_dqs_inctl, tx_dly_dqs_gate_min, tx_dly_min); + + dramc_rx_dqs_gating_post_process_find_best_coarse(cali, change_dqs_inctl, mck2ui_shift); + + read_dqs_inctl = READ32_BITFIELD(&ch[chn].phy_ao.misc_rk[rank].misc_shu_rk_dqsctl, + MISC_SHU_RK_DQSCTL_DQSINCTL); + read_dqs_inctl -= change_dqs_inctl; + rank_inctl_stb = (read_dqs_inctl > 2) ? (read_dqs_inctl - 2) : 0; + phs_inctl = (read_dqs_inctl == 0) ? 0 : (read_dqs_inctl - 1); + SET32_BITFIELDS(&ch[chn].phy_ao.misc_shu_rankctl, + MISC_SHU_RANKCTL_RANKINCTL_STB, rank_inctl_stb); + SET32_BITFIELDS(&ch[chn].phy_ao.shu_misc_rank_sel_stb, + SHU_MISC_RANK_SEL_STB_RANK_SEL_PHSINCTL, phs_inctl); + + if (read_dqs_inctl >= 2) + rank_inctl_root = read_dqs_inctl - 2; + else + rank_inctl_root = 0; + + SET32_BITFIELDS(&ch[chn].phy_ao.misc_rk[0].misc_shu_rk_dqsctl, + MISC_SHU_RK_DQSCTL_DQSINCTL, read_dqs_inctl); + SET32_BITFIELDS(&ch[chn].phy_ao.misc_rk[1].misc_shu_rk_dqsctl, + MISC_SHU_RK_DQSCTL_DQSINCTL, read_dqs_inctl); + SET32_BITFIELDS(&ch[chn].phy_ao.misc_shu_rankctl, + MISC_SHU_RANKCTL_RANKINCTL_PHY, read_dqs_inctl); + SET32_BITFIELDS(&ch[chn].phy_ao.misc_shu_rankctl, + MISC_SHU_RANKCTL_RANKINCTL, rank_inctl_root); + SET32_BITFIELDS(&ch[chn].phy_ao.misc_shu_rankctl, + MISC_SHU_RANKCTL_RANKINCTL_ROOT1, rank_inctl_root); + SET32_BITFIELDS(&ch[chn].phy_ao.misc_shu_rankctl, + MISC_SHU_RANKCTL_RANKINCTL_RXDLY, rank_inctl_root); + xrtr2r = READ32_BITFIELD(&ch[chn].ao.shu_actim_xrt, + SHU_ACTIM_XRT_XRTR2R); + dramc_dbg("TX_dly_DQSgated check: min %d max %d, ChangeDQSINCTL=%d\n", + tx_dly_min, tx_dly_max, change_dqs_inctl); + dramc_dbg("DQSINCTL=%d, RANKINCTL=%d, xrtr2r=%d\n", + read_dqs_inctl, rank_inctl_root, xrtr2r); +} + diff --git a/src/soc/mediatek/mt8192/dramc_pi_main.c b/src/soc/mediatek/mt8192/dramc_pi_main.c index 2be3962..4b77c85 100644 --- a/src/soc/mediatek/mt8192/dramc_pi_main.c +++ b/src/soc/mediatek/mt8192/dramc_pi_main.c @@ -220,6 +220,7 @@ static void dramc_calibration_single_channel(struct ddr_cali *cali, u8 chn) { + u8 txdly_min, txdly_max; u8 dqs_final_delay[RANK_MAX][DQS_NUMBER]; cali->chn = chn; @@ -243,7 +244,12 @@ /* should disable the auto refresh before do write leveling */ dramc_auto_refresh_switch(chn, false); dramc_write_leveling(cali, dqs_final_delay); + + /* should enable the auto refresh before do RX and TX calibration */ + dramc_auto_refresh_switch(chn, true); + dramc_rx_dqs_gating_cal(cali, &txdly_min, &txdly_max); } + dramc_rx_dqs_gating_post_process(cali, txdly_min, txdly_max); } static void dramc_calibration_all_channels(struct ddr_cali *cali) -- To view, visit https://review.coreboot.org/c/coreboot/+/44718 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I141abc1fdd283f4898d0772736bc777e87017561 Gerrit-Change-Number: 44718 Gerrit-PatchSet: 1 Gerrit-Owner: CK HU <ck.hu(a)mediatek.com> Gerrit-Reviewer: Duan huayang <huayang.duan(a)mediatek.com> Gerrit-Reviewer: Julius Werner <jwerner(a)chromium.org> Gerrit-MessageType: newchange

5 9

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

coreboot-gerrit October 2020