Peter Lemenkov has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/37296 )
Change subject: mb/lenovo/l520/devicetree: Use subsystemid inheritance
......................................................................
mb/lenovo/l520/devicetree: Use subsystemid inheritance
Change-Id: I90774e22fb7765f44b6cd4fa05b535236b782023
Signed-off-by: Peter Lemenkov <lemenkov(a)gmail.com>
---
M src/mainboard/lenovo/l520/devicetree.cb
1 file changed, 39 insertions(+), 83 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/96/37296/1
diff --git a/src/mainboard/lenovo/l520/devicetree.cb b/src/mainboard/lenovo/l520/devicetree.cb
index 024b8f8..29b7598 100644
--- a/src/mainboard/lenovo/l520/devicetree.cb
+++ b/src/mainboard/lenovo/l520/devicetree.cb
@@ -15,7 +15,7 @@
register "gpu_panel_power_up_delay" = "0"
register "gpu_pch_backlight" = "0x00000000"
- device cpu_cluster 0x0 on
+ device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "c1_acpower" = "1"
register "c1_battery" = "1"
@@ -28,15 +28,13 @@
end
end
- device domain 0x0 on
- device pci 00.0 on # Host bridge Host bridge
- subsystemid 0x17aa 0x21dd
- end
- device pci 01.0 on # PCIe Bridge for discrete graphics
- end
- device pci 02.0 on # Internal graphics VGA controller
- subsystemid 0x17aa 0x21dd
- end
+ device domain 0 on
+ subsystemid 0x17aa 0x21dd inherit
+
+ device pci 00.0 on end # Host bridge
+ device pci 01.0 on end # PCIe Bridge for discrete graphics
+ device pci 02.0 on end # Internal graphics VGA controller
+
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
register "c2_latency" = "0x0065"
register "docking_supported" = "1"
@@ -54,57 +52,28 @@
register "spi_uvscc" = "0"
register "spi_lvscc" = "0x2005"
- device pci 16.0 on # Management Engine Interface 1
- subsystemid 0x17aa 0x21dd
- end
- device pci 16.1 off # Management Engine Interface 2
- end
- device pci 16.2 off # Management Engine IDE-R
- end
- device pci 16.3 off # Management Engine KT
- end
- device pci 19.0 off # Intel Gigabit Ethernet
- end
- device pci 1a.0 on # USB2 EHCI #2
- subsystemid 0x17aa 0x21dd
- end
- device pci 1b.0 on # High Definition Audio Audio controller
- subsystemid 0x17aa 0x21dd
- end
- device pci 1c.0 on # PCIe Port #1
- subsystemid 0x17aa 0x21dd
- end
- device pci 1c.1 on # PCIe Port #2
- subsystemid 0x17aa 0x21dd
- end
- device pci 1c.2 on # PCIe Port #3
- subsystemid 0x17aa 0x21dd
- end
- device pci 1c.3 on # PCIe Port #4
- subsystemid 0x17aa 0x21dd
- end
- device pci 1c.4 on # PCIe Port #5
- subsystemid 0x17aa 0x21dd
- end
- device pci 1c.5 on # PCIe Port #6
- subsystemid 0x17aa 0x21dd
- end
- device pci 1c.6 off # PCIe Port #7
- end
- device pci 1c.7 off # PCIe Port #8
- end
- device pci 1d.0 on # USB2 EHCI #1
- subsystemid 0x17aa 0x21dd
- end
- device pci 1e.0 off # PCI bridge
- end
+ device pci 16.0 on end # Management Engine Interface 1
+ device pci 16.1 off end # Management Engine Interface 2
+ device pci 16.2 off end # Management Engine IDE-R
+ device pci 16.3 off end # Management Engine KT
+ device pci 19.0 off end # Intel Gigabit Ethernet
+ device pci 1a.0 on end # USB2 EHCI #2
+ device pci 1b.0 on end # High Definition Audio Audio controller
+ device pci 1c.0 on end # PCIe Port #1
+ device pci 1c.1 on end # PCIe Port #2
+ device pci 1c.2 on end # PCIe Port #3
+ device pci 1c.3 on end # PCIe Port #4
+ device pci 1c.4 on end # PCIe Port #5
+ device pci 1c.5 on end # PCIe Port #6
+ device pci 1c.6 off end # PCIe Port #7
+ device pci 1c.7 off end # PCIe Port #8
+ device pci 1d.0 on end # USB2 EHCI #1
+ device pci 1e.0 off end # PCI bridge
device pci 1f.0 on # LPC bridge PCI-LPC bridge
- subsystemid 0x17aa 0x21dd
chip ec/lenovo/pmh7
register "backlight_enable" = "0x01"
register "dock_event_enable" = "0x01"
- device pnp ff.1 on # dummy
- end
+ device pnp ff.1 on end # dummy
end
chip ec/lenovo/h8
register "config0" = "0xa7"
@@ -136,35 +105,22 @@
io 0x66 = 0x1604
end
end
- end
- device pci 1f.2 on # SATA Controller 1
- subsystemid 0x17aa 0x21dd
- end
+ end # LPC bridge
+ device pci 1f.2 on end # SATA Controller 1
device pci 1f.3 on # SMBus
- subsystemid 0x17aa 0x21dd
chip drivers/i2c/at24rf08c # eeprom, 8 virtual devices, same chip
- device i2c 54 on
- end
- device i2c 55 on
- end
- device i2c 56 on
- end
- device i2c 57 on
- end
- device i2c 5c on
- end
- device i2c 5d on
- end
- device i2c 5e on
- end
- device i2c 5f on
- end
+ device i2c 54 on end
+ device i2c 55 on end
+ device i2c 56 on end
+ device i2c 57 on end
+ device i2c 5c on end
+ device i2c 5d on end
+ device i2c 5e on end
+ device i2c 5f on end
end
- end
- device pci 1f.5 off # SATA Controller 2
- end
- device pci 1f.6 off # Thermal
- end
+ end # SMBus
+ device pci 1f.5 off end # SATA Controller 2
+ device pci 1f.6 off end # Thermal
end
end
end
--
To view, visit https://review.coreboot.org/c/coreboot/+/37296
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I90774e22fb7765f44b6cd4fa05b535236b782023
Gerrit-Change-Number: 37296
Gerrit-PatchSet: 1
Gerrit-Owner: Peter Lemenkov <lemenkov(a)gmail.com>
Gerrit-Reviewer: Alexander Couzens <lynxis(a)fe80.eu>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Peter Lemenkov <lemenkov(a)gmail.com>
Gerrit-MessageType: newchange
Peter Lemenkov has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/37284 )
Change subject: mb/lenovo/t420/devicetree: Use subsystemid inheritance
......................................................................
mb/lenovo/t420/devicetree: Use subsystemid inheritance
Change-Id: Ia321f2b974539ac1684173d767dd9eb64060364a
Signed-off-by: Peter Lemenkov <lemenkov(a)gmail.com>
---
M src/mainboard/lenovo/t420/devicetree.cb
1 file changed, 14 insertions(+), 36 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/84/37284/1
diff --git a/src/mainboard/lenovo/t420/devicetree.cb b/src/mainboard/lenovo/t420/devicetree.cb
index 6deff60..53bd16f 100644
--- a/src/mainboard/lenovo/t420/devicetree.cb
+++ b/src/mainboard/lenovo/t420/devicetree.cb
@@ -37,13 +37,11 @@
register "pci_mmio_size" = "2048"
device domain 0 on
- device pci 00.0 on
- subsystemid 0x17aa 0x21ce
- end # host bridge
+ subsystemid 0x17aa 0x21ce inherit
+
+ device pci 00.0 on end # host bridge
device pci 01.0 on end # PCIe Bridge for discrete graphics
- device pci 02.0 on
- subsystemid 0x17aa 0x21ce
- end # Integrated Graphics Controller
+ device pci 02.0 on end # Integrated Graphics Controller
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
# GPI routing
@@ -67,6 +65,7 @@
# Enable zero-based linear PCIe root port functions
register "pcie_port_coalesce" = "1"
+
register "c2_latency" = "101" # c2 not supported
# device specific SPI configuration
@@ -77,46 +76,30 @@
device pci 16.1 off end # Management Engine Interface 2
device pci 16.2 off end # Management Engine IDE-R
device pci 16.3 off end # Management Engine KT
- device pci 19.0 on
- subsystemid 0x17aa 0x21ce
- end # Intel Gigabit Ethernet
- device pci 1a.0 on
- subsystemid 0x17aa 0x21ce
- end # USB Enhanced Host Controller #2
- device pci 1b.0 on
- subsystemid 0x17aa 0x21ce
- end # High Definition Audio Controller
+ device pci 19.0 on end # Intel Gigabit Ethernet
+ device pci 1a.0 on end # USB Enhanced Host Controller #2
+ device pci 1b.0 on end # High Definition Audio Controller
device pci 1c.0 off end # PCIe Port #1
- device pci 1c.1 on
- subsystemid 0x17aa 0x21ce
- end # PCIe Port #2 Integrated Wireless LAN
+ device pci 1c.1 on end # PCIe Port #2 Integrated Wireless LAN
device pci 1c.2 off end # PCIe Port #3
device pci 1c.3 on
- subsystemid 0x17aa 0x21ce
smbios_slot_desc "7" "3" "ExpressCard Slot" "8"
end # PCIe Port #4 ExpressCard
device pci 1c.4 on
- subsystemid 0x17aa 0x21ce
chip drivers/ricoh/rce822
register "sdwppol" = "1"
register "disable_mask" = "0x87"
- device pci 00.0 on
- subsystemid 0x17aa 0x21ce
- end
+ device pci 00.0 on end
end
end # PCIe Port #5 (Ricoh SD & FW)
device pci 1c.5 off end # PCIe Port #6 Intel Gigabit Ethernet PHY (not PCIe)
device pci 1c.6 off end # PCIe Port #7
device pci 1c.7 off end # PCIe Port #8
- device pci 1d.0 on
- subsystemid 0x17aa 0x21ce
- end # USB Enhanced Host Controller #1
+ device pci 1d.0 on end # USB Enhanced Host Controller #1
device pci 1e.0 off end # PCI bridge
device pci 1f.0 on
- subsystemid 0x17aa 0x21ce
chip ec/lenovo/pmh7
- device pnp ff.1 on # dummy
- end
+ device pnp ff.1 on end # dummy
register "backlight_enable" = "0x01"
register "dock_event_enable" = "0x01"
end
@@ -176,11 +159,8 @@
register "has_thinker1" = "1"
end
end # LPC Controller
- device pci 1f.2 on
- subsystemid 0x17aa 0x21ce
- end # 6 port SATA AHCI Controller
+ device pci 1f.2 on end # 6 port SATA AHCI Controller
device pci 1f.3 on
- subsystemid 0x17aa 0x21ce
# eeprom, 8 virtual devices, same chip
chip drivers/i2c/at24rf08c
device i2c 54 on end
@@ -194,9 +174,7 @@
end
end # SMBus Controller
device pci 1f.5 off end # SATA Controller 2
- device pci 1f.6 on
- subsystemid 0x17aa 0x21ce
- end # Thermal
+ device pci 1f.6 on end # Thermal
end
end
end
--
To view, visit https://review.coreboot.org/c/coreboot/+/37284
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ia321f2b974539ac1684173d767dd9eb64060364a
Gerrit-Change-Number: 37284
Gerrit-PatchSet: 1
Gerrit-Owner: Peter Lemenkov <lemenkov(a)gmail.com>
Gerrit-MessageType: newchange
Mimoja has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/37561 )
Change subject: drivers/intel/fsp2_0: Allow to add FSP binaries from repo for IceLake
......................................................................
drivers/intel/fsp2_0: Allow to add FSP binaries from repo for IceLake
This commits adds a dependency check for the FSP_USE_REPO config option
which so far was not able to deal with IceLake systems.
Change-Id: I29faa8d3acff5680b611951fc193d33f514dc0d3
Signed-off-by: Johanna Schander <coreboot(a)mimoja.de>
---
M src/drivers/intel/fsp2_0/Kconfig
1 file changed, 1 insertion(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/61/37561/1
diff --git a/src/drivers/intel/fsp2_0/Kconfig b/src/drivers/intel/fsp2_0/Kconfig
index 77382d3..c51b268 100644
--- a/src/drivers/intel/fsp2_0/Kconfig
+++ b/src/drivers/intel/fsp2_0/Kconfig
@@ -55,7 +55,7 @@
depends on ADD_FSP_BINARIES
depends on SOC_INTEL_APOLLOLAKE || SOC_INTEL_SKYLAKE || \
SOC_INTEL_KABYLAKE || SOC_INTEL_COFFEELAKE || \
- SOC_INTEL_WHISKEYLAKE
+ SOC_INTEL_ICELAKE || SOC_INTEL_WHISKEYLAKE
help
When selecting this option, the SoC must set FSP_HEADER_PATH
and FSP_FD_PATH correctly so FSP splitting works.
--
To view, visit https://review.coreboot.org/c/coreboot/+/37561
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I29faa8d3acff5680b611951fc193d33f514dc0d3
Gerrit-Change-Number: 37561
Gerrit-PatchSet: 1
Gerrit-Owner: Mimoja <coreboot(a)mimoja.de>
Gerrit-MessageType: newchange
Patrick Georgi has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/23585 )
Change subject: libpayload/drivers/nvram: Add function to write RTC
......................................................................
Patch Set 2:
(1 comment)
https://review.coreboot.org/c/coreboot/+/23585/2/payloads/libpayload/driver…
File payloads/libpayload/drivers/nvram.c:
https://review.coreboot.org/c/coreboot/+/23585/2/payloads/libpayload/driver…
PS2, Line 179: NVRAM_RTC_STATUSB
defined in uncommitted parent commit (commenting here to prevent out of order submission)
--
To view, visit https://review.coreboot.org/c/coreboot/+/23585
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I17b4c1ee0dcc649738ac6a7400b087d07213eaf0
Gerrit-Change-Number: 23585
Gerrit-PatchSet: 2
Gerrit-Owner: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Julius Werner <jwerner(a)chromium.org>
Gerrit-Reviewer: Patrick Rudolph <patrick.rudolph(a)9elements.com>
Gerrit-Reviewer: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-Reviewer: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Patrick Georgi <pgeorgi(a)google.com>
Gerrit-Comment-Date: Mon, 09 Dec 2019 09:42:35 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment
Patrick Georgi has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/23585 )
Change subject: libpayload/drivers/nvram: Add function to write RTC
......................................................................
Patch Set 2:
depends on parent commit which has open comments.
--
To view, visit https://review.coreboot.org/c/coreboot/+/23585
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I17b4c1ee0dcc649738ac6a7400b087d07213eaf0
Gerrit-Change-Number: 23585
Gerrit-PatchSet: 2
Gerrit-Owner: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Julius Werner <jwerner(a)chromium.org>
Gerrit-Reviewer: Patrick Rudolph <patrick.rudolph(a)9elements.com>
Gerrit-Reviewer: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-Reviewer: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Patrick Georgi <pgeorgi(a)google.com>
Gerrit-Comment-Date: Mon, 09 Dec 2019 09:42:05 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment