build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/26889 )
Change subject: Docs/relnotes: Add use of postcar stage on older Intel targets
......................................................................
Patch Set 2: Verified+1
Build Successful
https://qa.coreboot.org/job/coreboot-gerrit/74402/ : SUCCESS
https://qa.coreboot.org/job/coreboot-checkpatch/28520/ : SUCCESS
--
To view, visit https://review.coreboot.org/26889
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: comment
Gerrit-Change-Id: Icfb95112f3163273af29dc41f1e80f3866a7c04f
Gerrit-Change-Number: 26889
Gerrit-PatchSet: 2
Gerrit-Owner: Arthur Heymans <arthur(a)aheymans.xyz>
Gerrit-Reviewer: Patrick Georgi <pgeorgi(a)google.com>
Gerrit-Reviewer: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Comment-Date: Wed, 06 Jun 2018 13:00:38 +0000
Gerrit-HasComments: No
Gerrit-HasLabels: Yes
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/26889 )
Change subject: Docs/relnotes: Add use of postcar stage on older Intel targets
......................................................................
Patch Set 1: Verified+1
Build Successful
https://qa.coreboot.org/job/coreboot-gerrit/74401/ : SUCCESS
https://qa.coreboot.org/job/coreboot-checkpatch/28519/ : SUCCESS
--
To view, visit https://review.coreboot.org/26889
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: comment
Gerrit-Change-Id: Icfb95112f3163273af29dc41f1e80f3866a7c04f
Gerrit-Change-Number: 26889
Gerrit-PatchSet: 1
Gerrit-Owner: Arthur Heymans <arthur(a)aheymans.xyz>
Gerrit-Reviewer: Patrick Georgi <pgeorgi(a)google.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Comment-Date: Wed, 06 Jun 2018 12:46:52 +0000
Gerrit-HasComments: No
Gerrit-HasLabels: Yes
Arthur Heymans has uploaded this change for review. ( https://review.coreboot.org/26889
Change subject: Docs/relnotes: Add use of postcar stage on older Intel targets
......................................................................
Docs/relnotes: Add use of postcar stage on older Intel targets
Change-Id: Icfb95112f3163273af29dc41f1e80f3866a7c04f
Signed-off-by: Arthur Heymans <arthur(a)aheymans.xyz>
---
M Documentation/releases/coreboot-4.9-relnotes.md
1 file changed, 13 insertions(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/89/26889/1
diff --git a/Documentation/releases/coreboot-4.9-relnotes.md b/Documentation/releases/coreboot-4.9-relnotes.md
index 788d695..0cfbc63 100644
--- a/Documentation/releases/coreboot-4.9-relnotes.md
+++ b/Documentation/releases/coreboot-4.9-relnotes.md
@@ -21,3 +21,16 @@
---------
* Update IASL to version 10280531
+
+Legacy Intel CPUs
+-----------------
+
+* cpu/intel/car: split of cache as ram setup for postcar stage use
+* cpu/intel/car: Compute more things during runtime when setting up the cache
+ as ram
+
+Legacy Intel northbridge
+------------------------
+
+* cpu/intel/northbridge/{i945,gm45,x4x,pineview,nehalem,sandybridge,haswell}:
+ use postcar stage to tear down cache as ram and recover global varianbles
--
To view, visit https://review.coreboot.org/26889
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newchange
Gerrit-Change-Id: Icfb95112f3163273af29dc41f1e80f3866a7c04f
Gerrit-Change-Number: 26889
Gerrit-PatchSet: 1
Gerrit-Owner: Arthur Heymans <arthur(a)aheymans.xyz>