[XS] Change in coreboot[main]: soc/intel/common/cnvi: Fix path for CFLR method

[Sean Rhodes (Code Review)]

Sean Rhodes has submitted this change. ( https://review.coreboot.org/c/coreboot/+/85885?usp=email )

Change subject: soc/intel/common/cnvi: Fix path for CFLR method
......................................................................

soc/intel/common/cnvi: Fix path for CFLR method

The CLFR method exists outside the CNVi device, so add `^` to allow
it to be found. This fixes the SSDT and allows the method to be used.

TEST=build/boot starlabs/starlite_adl

Change-Id: I1158cf1ccf50d9095fdab8d2d663041ef1985513
Signed-off-by: Sean Rhodes 
Reviewed-on: https://review.coreboot.org/c/coreboot/+/85885
Tested-by: build bot (Jenkins) 
Reviewed-by: Matt DeVillier 
---
M src/soc/intel/common/block/cnvi/cnvi.c
1 file changed, 1 insertion(+), 1 deletion(-)

Approvals:
  build bot (Jenkins): Verified
  Matt DeVillier: Looks good to me, approved

diff --git a/src/soc/intel/common/block/cnvi/cnvi.c b/src/soc/intel/common/block/cnvi/cnvi.c
index 94fe21f..5e75f6d 100644
--- a/src/soc/intel/common/block/cnvi/cnvi.c
+++ b/src/soc/intel/common/block/cnvi/cnvi.c
@@ -189,7 +189,7 @@

acpigen_write_if_lequal_op_int(LOCAL0_OP, 0);
    		{
-				acpigen_emit_namestring("CFLR");
+				acpigen_emit_namestring("^CFLR");

acpigen_write_store_int_to_namestr(1, "PRRS");