[XS] Change in coreboot[main]: mb/google/nissa/var/anraggar: Set EN_SPK_PA to low to avoid noise

[Eric Lai (Code Review)]

Eric Lai has submitted this change. ( https://review.coreboot.org/c/coreboot/+/81629?usp=email )

(

4 is the latest approved patch-set.
No files were changed between the latest approved patch-set and the submitted one.
 )Change subject: mb/google/nissa/var/anraggar: Set EN_SPK_PA to low to avoid noise
......................................................................

mb/google/nissa/var/anraggar: Set EN_SPK_PA to low to avoid noise

In order to avoid the noise caused by the codec output to the audio
jack during the shutdown and poweron process, we will use GPP_A11 for
the codec power supply gate, keep low during the startup process, and
wait for the driver to turn on. This change does not affect the beep
output of depthcharge.

BUG=None
TEST=There is no squeaking sound when turning on and off

Change-Id: I5982be5a8d965086b46861f4c2c758d9bdee6e75
Signed-off-by: Jianeng Ceng 
Reviewed-on: https://review.coreboot.org/c/coreboot/+/81629
Reviewed-by: Eric Lai 
Reviewed-by: Subrata Banik 
Reviewed-by: Kapil Porwal 
Tested-by: build bot (Jenkins) 
Reviewed-by: Paul Menzel 
---
M src/mainboard/google/brya/variants/anraggar/gpio.c
1 file changed, 2 insertions(+), 0 deletions(-)

Approvals:
  Kapil Porwal: Looks good to me, approved
  Paul Menzel: Looks good to me, but someone else must approve
  Subrata Banik: Looks good to me, approved
  build bot (Jenkins): Verified
  Eric Lai: Looks good to me, approved

diff --git a/src/mainboard/google/brya/variants/anraggar/gpio.c b/src/mainboard/google/brya/variants/anraggar/gpio.c
index 94e03f6..03507b0 100644
--- a/src/mainboard/google/brya/variants/anraggar/gpio.c
+++ b/src/mainboard/google/brya/variants/anraggar/gpio.c
@@ -11,6 +11,8 @@
    PAD_CFG_GPI(GPP_A7, NONE, DEEP),
    /* A8  : GPP_A8 ==> WWAN_RF_DISABLE_ODL */
    PAD_CFG_GPO(GPP_A8, 1, DEEP),
+	/* A11 : GPP_A11 ==> EN_SPK_PA */
+	PAD_CFG_GPO(GPP_A11, 0, DEEP),
    /* A18 : NC ==> HDMI_HPD_SRC*/
    PAD_CFG_NF(GPP_A18, NONE, DEEP, NF1),