[M] Change in coreboot[master]: soc/common/smbus: Add support for reading spd data via smbus for DDR5

[Tim Crawford (Code Review)]

Attention is currently required from: Tarun Tuli, Maulik Vaghela, Kapil Porwal, Reka Norman, Subrata Banik, Meera Ravindranath, Balaji Manigandan, Nick Vaccaro, Eric Lai, Raj Astekar, Patrick Rudolph, Karthik Ramasubramanian.

Tim Crawford has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/52731 )

Change subject: soc/common/smbus: Add support for reading spd data via smbus for DDR5
......................................................................

Patch Set 13:

(1 comment)

Patchset:

PS13:
> Is this required for DDR5?

Yes. We have cherry-picked this in order to remove the workaround in `meminit.c`, which should be done as a follow up to this commit.

https://github.com/coreboot/coreboot/blob/4e5779e12428219ee586b700910a70aab1...