[M] Change in coreboot[main]: mb/asus/p8z77-v: Attempt to correctly route PCIe lanes

[Keith Hui (Code Review)]

Attention is currently required from: Angel Pons, Bill XIE, Nicholas Chin.

Keith Hui has posted comments on this change by Keith Hui. ( https://review.coreboot.org/c/coreboot/+/85413?usp=email )

Change subject: mb/asus/p8z77-v: Attempt to correctly route PCIe lanes
......................................................................

Patch Set 3:

(1 comment)

File src/mainboard/asus/p8x7x-series/variants/p8z77-v/early_init.c:

https://review.coreboot.org/c/coreboot/+/85413/comment/56585c78_3f4ca073?usp... :
PS2, Line 77: {7, 34, 20, -1}
> pcie_port_coalesce is never enabled at build time in device tree of p8z77v, but it is enabled at run […]

Thanks Bill. At this point I gotta call for help. Did that already on the mailing list. Let's see if the veterans around here can get us some insights.