[S] Change in coreboot[master]: src/soc/intel/mtl: Add Intel RMT+ support

[Gaggery Tsai (Code Review)]

Attention is currently required from: Eran Mitrani, Gaggery Tsai, Jakub Czapiga, Kapil Porwal, Subrata Banik, Tarun Tuli.

Hello Eran Mitrani, Jakub Czapiga, Kapil Porwal, Subrata Banik, Tarun Tuli, build bot (Jenkins),

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/c/coreboot/+/77257?usp=email

to look at the new patch set (#2).

The following approvals got outdated and were removed:
Verified-1 by build bot (Jenkins)

Change subject: src/soc/intel/mtl: Add Intel RMT+ support
......................................................................

src/soc/intel/mtl: Add Intel RMT+ support

This patch adds Intel RMT+ support. It enables the RMT and enforce
SaGv enabling with BDAT support. The RMT type is per bit rank margin
data.

BUG=b:293441360
TEST=1. Build an image with SOC_INTEL_RMT_PLUS enabled
     2. Deploy the image to Rex device
     3. Ensure /sys/firmware/acpi/tables/BDAT is exported from kernel.

Change-Id: Ieeaa8faf059bed90fca5029d4274db431b4eebea
Signed-off-by: Gaggery Tsai 
---
M src/soc/intel/meteorlake/Kconfig
M src/soc/intel/meteorlake/romstage/fsp_params.c
2 files changed, 18 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/57/77257/2