[XS] Change in coreboot[main]: soc/intel/meteorlake: Reserve IOE P2SB MMIO correctly

[Paul Menzel (Code Review)]

Attention is currently required from: Eran Mitrani, Kane Chen, Kapil Porwal, Ravishankar Sarawadi, Tarun.

Paul Menzel has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/78252?usp=email )

The change is no longer submittable: All-Comments-Resolved is unsatisfied now.

Change subject: soc/intel/meteorlake: Reserve IOE P2SB MMIO correctly
......................................................................

Patch Set 3:

(1 comment)

Commit Message:

https://review.coreboot.org/c/coreboot/+/78252/comment/e3b971b7_340cc2d2 :
PS2, Line 13: TEST=suspend_stress_test 50 cycle pass, type-c display OK on screebo
Maybe make that clear:
> TEST=as before: suspend_stress_test 50 cycle pass, type-c display OK on screebo