Attention is currently required from: Nico Huber, Furquan Shaikh, Angel Pons, Tim Wawrzynczak. Hello build bot (Jenkins), Nico Huber, Furquan Shaikh, Angel Pons, Tim Wawrzynczak,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/52947
to look at the new patch set (#2).
Change subject: include/console: Rename and update POST_ENTRY_RAMSTAGE postcode ......................................................................
include/console: Rename and update POST_ENTRY_RAMSTAGE postcode
Rename and update POST_ENTRY_RAMSTAGE postcode value from 0x80 to 0x6f to make the ramstage postcodes appear in an incremental order.
Signed-off-by: Subrata Banik subrata.banik@intel.com Change-Id: I60f4bd8b2e6b2b887dee7c4991a14ce5d644fdba --- M src/include/console/post_codes.h M src/lib/hardwaremain.c 2 files changed, 9 insertions(+), 9 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/47/52947/2