Change in coreboot[master]: mb/google/guybrush: Enable PSP_POSTCODES_ON_ESPI config

[Karthik Ramasubramanian (Code Review)]

Karthik Ramasubramanian has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/62881 )

Change subject: mb/google/guybrush: Enable PSP_POSTCODES_ON_ESPI config
......................................................................

mb/google/guybrush: Enable PSP_POSTCODES_ON_ESPI config

Guybrush uses ESPI to write postcodes and hence enable it.

BUG=b:224543620
TEST=Build and boot to OS in Nipperkin. Ensure that there are no
attempts to write postcodes from PSP verstage before ESPI
initialization.

Signed-off-by: Karthikeyan Ramasubramanian 
Change-Id: Ic3930a037d37275c4130004079cd1afedcc13356
---
M src/mainboard/google/guybrush/Kconfig
1 file changed, 1 insertion(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/81/62881/1

diff --git a/src/mainboard/google/guybrush/Kconfig b/src/mainboard/google/guybrush/Kconfig
index b2cba6e..dc00c13 100644
--- a/src/mainboard/google/guybrush/Kconfig
+++ b/src/mainboard/google/guybrush/Kconfig
@@ -44,6 +44,7 @@
    select PCIEXP_COMMON_CLOCK
    select PCIEXP_L1_SUB_STATE
    select PSP_DISABLE_POSTCODES if !VBOOT_STARTS_BEFORE_BOOTBLOCK
+	select PSP_POSTCODES_ON_ESPI if VBOOT_STARTS_BEFORE_BOOTBLOCK
    select PSP_S0I3_RESUME_VERSTAGE if VBOOT_STARTS_BEFORE_BOOTBLOCK
    select SOC_AMD_CEZANNE
    select SOC_AMD_COMMON_BLOCK_GRAPHICS_ATIF