Change in coreboot[master]: soc/intel/tigerlake: Enable VT-d and generate DMAR ACPI table

Show replies by date

1830
days inactive
1899
days old

coreboot-gerrit@coreboot.org

28 comments
9 participants

Add to favorites Remove from favorites

tags (0)
participants (9)
  • 9elements QA (Code Review)
  • build bot (Jenkins) (Code Review)
  • caveh jalali (Code Review)
  • Furquan Shaikh (Code Review)
  • John Zhao (Code Review)
  • Patrick Georgi (Code Review)
  • Paul Menzel (Code Review)
  • Pratikkumar V Prajapati (Code Review)
  • Wonkyu Kim (Code Review)