Change in coreboot[master]: soc/intel/tigerlake: Add FSP header path for Jasperlake

Show replies by date

1809
days inactive
1819
days old

coreboot-gerrit@coreboot.org

24 comments
10 participants

Add to favorites Remove from favorites

tags (0)
participants (10)
  • Aamir Bohra (Code Review)
  • Frans Hendriks (Code Review)
  • Furquan Shaikh (Code Review)
  • Karthik Ramasubramanian (Code Review)
  • Maulik V Vaghela (Code Review)
  • Mimoja (Code Review)
  • Paul Menzel (Code Review)
  • Rizwan Qureshi (Code Review)
  • Subrata Banik (Code Review)
  • Wonkyu Kim (Code Review)