Hello Varshit B Pandya, build bot (Jenkins), Nico Huber, Patrick Georgi, Subrata Banik, Varun Joshi, Arthur Heymans, Patrick Rudolph, Nathaniel L Desimone,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/36356
to look at the new patch set (#3).
Change subject: soc/intel/cannonlake: set LT_LOCK_MEMORY at end of POST
......................................................................
soc/intel/cannonlake: set LT_LOCK_MEMORY at end of POST
FSP does not set LT_LOCK_MEMORY when SkipMpInit=1. Therefore, set
LT_LOCK_MEMORY at end of POST, when native MP init is used to protect
SMM in accordance to Intel BWG.
Change-Id: Iaadd4996653c4f27d268b1c4773c1e2e86114912
Signed-off-by: Michael Niewöhner foss@mniewoehner.de
---
M src/soc/intel/cannonlake/finalize.c
1 file changed, 10 insertions(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/56/36356/3
--
To view, visit
https://review.coreboot.org/c/coreboot/+/36356
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Iaadd4996653c4f27d268b1c4773c1e2e86114912
Gerrit-Change-Number: 36356
Gerrit-PatchSet: 3
Gerrit-Owner: Michael Niewöhner
Gerrit-Reviewer: Arthur Heymans
arthur@aheymans.xyz
Gerrit-Reviewer: Michael Niewöhner
Gerrit-Reviewer: Nathaniel L Desimone
nathaniel.l.desimone@intel.com
Gerrit-Reviewer: Nico Huber
nico.h@gmx.de
Gerrit-Reviewer: Patrick Georgi
pgeorgi@google.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Subrata Banik
subrata.banik@intel.com
Gerrit-Reviewer: Varshit B Pandya
varshit.b.pandya@intel.com
Gerrit-Reviewer: Varun Joshi
varun.joshi@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Angel Pons
th3fanbus@gmail.com
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-MessageType: newpatchset