Change in coreboot[master]: soc/intel/alderlake: Update maximum PCIe and TBT ports and clocks

[Tim Wawrzynczak (Code Review)]

Attention is currently required from: Michał Żygowski, Subrata Banik, John Zhao.
Tim Wawrzynczak has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/63457 )

Change subject: soc/intel/alderlake: Update maximum PCIe and TBT ports and clocks
......................................................................

Patch Set 2: Code-Review+2