Change in coreboot[master]: soc/intel/skylake: Add romstage common stage file

Show replies by date

495
days inactive
1649
days old

coreboot-gerrit@coreboot.org

6 comments
3 participants

Add to favorites Remove from favorites

tags (0)
participants (3)
  • Bernardo Perez Priego (Code Review)
  • Martin L Roth (Code Review)
  • Patrick Rudolph (Code Review)