Change in coreboot[master]: soc/intel/alderlake: Enable VT-d

[build bot (Jenkins) (Code Review)]

Attention is currently required from: Furquan Shaikh, Maulik V Vaghela, Tim Wawrzynczak, Ronak Kanabar, Patrick Rudolph.
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/51849 )

Change subject: soc/intel/alderlake: Enable VT-d
......................................................................

Patch Set 6:

(2 comments)

File src/soc/intel/alderlake/romstage/fsp_params.c:

https://review.coreboot.org/c/coreboot/+/51849/comment/fae1d14c_49450aff 
PS6, Line 205: 	else {
else should follow close brace '}'

https://review.coreboot.org/c/coreboot/+/51849/comment/a226fb77_f3240b7e 
PS6, Line 214: 	else {
else should follow close brace '}'