Change in coreboot[master]: soc/intel/elkhartlake: Update FSP-S UPD related configs part 3

[build bot (Jenkins) (Code Review)]

Attention is currently required from: Patrick Rudolph.
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/55034 )

Change subject: soc/intel/elkhartlake: Update FSP-S UPD related configs part 3
......................................................................

Patch Set 1:

(3 comments)

File src/soc/intel/elkhartlake/fsp_params.c:

Robot Comment from checkpatch (run ID jenkins-coreboot-checkpatch-120212):
https://review.coreboot.org/c/coreboot/+/55034/comment/e730aaab_1f3310a6 
PS1, Line 172: 	
trailing whitespace

Robot Comment from checkpatch (run ID jenkins-coreboot-checkpatch-120212):
https://review.coreboot.org/c/coreboot/+/55034/comment/39469e74_9253f008 
PS1, Line 189: 		if (config->usb3_ports[i].enable) {
braces {} are not necessary for any arm of this statement

Robot Comment from checkpatch (run ID jenkins-coreboot-checkpatch-120212):
https://review.coreboot.org/c/coreboot/+/55034/comment/5e9bc5f1_3f8eca54 
PS1, Line 218: 		params->PcieRpClkReqDetect[i] = 
trailing whitespace