Change in coreboot[master]: mb/siemens/mc_ehl: Disable HS400 mode for eMMC

[Felix Held (Code Review)]

Felix Held has submitted this change. ( https://review.coreboot.org/c/coreboot/+/62325 )

Change subject: mb/siemens/mc_ehl: Disable HS400 mode for eMMC
......................................................................

mb/siemens/mc_ehl: Disable HS400 mode for eMMC

In order to achieve a stable eMMC interface disable the HS400 capability
of the host controller. This will result in an operating mode of maximum
HS200 (200 MHz single data rate) which leads to a more relaxed timing.

Change-Id: I0e125dd569b00f59ae0fd2f76169c4461291b47a
Signed-off-by: Werner Zeh 
Reviewed-on: https://review.coreboot.org/c/coreboot/+/62325
Tested-by: build bot (Jenkins) 
Reviewed-by: Paul Menzel 
Reviewed-by: Mario Scheithauer 
---
M src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb
M src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb
2 files changed, 2 insertions(+), 2 deletions(-)

Approvals:
  build bot (Jenkins): Verified
  Paul Menzel: Looks good to me, but someone else must approve
  Mario Scheithauer: Looks good to me, approved

diff --git a/src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb b/src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb
index 87b455f..d7c3e22 100644
--- a/src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb
+++ b/src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb
@@ -84,7 +84,7 @@
    register "SataPortsDevSlp[0]" = "0"
    register "SataPortsDevSlp[1]" = "0"

-	register "ScsEmmcHs400Enabled" = "1"
+	register "ScsEmmcHs400Enabled" = "0"
    register "ScsEmmcDdr50Enabled" = "1"
    register "SdCardPowerEnableActiveHigh" = "1"

diff --git a/src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb b/src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb
index 438419a..ffcf1da 100644
--- a/src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb
+++ b/src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb
@@ -69,7 +69,7 @@
    register "PcieRpLtrDisable[6]" = "true"

# Storage (SDCARD/EMMC) related UPDs
-	register "ScsEmmcHs400Enabled" = "1"
+	register "ScsEmmcHs400Enabled" = "0"
    register "ScsEmmcDdr50Enabled" = "1"
    register "SdCardPowerEnableActiveHigh" = "1"