Change in coreboot[master]: soc/amd/common/fsp/pci: Add size field to PCIe interrupt routing HOB - coreboot-gerrit

4 Jun 2021


      Attention is currently required from: Raul Rangel, Marshall Dawson, Matt Papageorge, Felix Held.
Nikolai Vyssotski has removed Jason Glenesk from this change.  ( https://review.coreboot.org/c/coreboot/+/55237 )
Change subject: soc/amd/common/fsp/pci: Add size field to PCIe interrupt routing HOB
......................................................................
Removed reviewer Jason Glenesk.
-- 
To view, visit https://review.coreboot.org/c/coreboot/+/55237
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Iaafae304f04a5f26d75a41a6d6fcb4ee69954d20
Gerrit-Change-Number: 55237
Gerrit-PatchSet: 1
Gerrit-Owner: Nikolai Vyssotski nikolai.vyssotski@amd.corp-partner.google.com
Gerrit-Reviewer: Felix Held felix-coreboot@felixheld.de
Gerrit-Reviewer: Marshall Dawson marshalldawson3rd@gmail.com
Gerrit-Reviewer: Matt Papageorge matthewpapa07@gmail.com
Gerrit-Reviewer: Raul Rangel rrangel@chromium.org
Gerrit-CC: build bot (Jenkins) no-reply@coreboot.org
Gerrit-Attention: Raul Rangel rrangel@chromium.org
Gerrit-Attention: Marshall Dawson marshalldawson3rd@gmail.com
Gerrit-Attention: Matt Papageorge matthewpapa07@gmail.com
Gerrit-Attention: Felix Held felix-coreboot@felixheld.de
Gerrit-MessageType: deleteReviewer