Change in coreboot[master]: soc/intel/{tigerlake, jasperlake}: Split Jasper Lake SoC code from Ti... - coreboot-gerrit

23 Mar 2020


      Justin TerAvest has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/39774 )
Change subject: soc/intel/{tigerlake, jasperlake}: Split Jasper Lake SoC code from Tiger Lake
......................................................................
Patch Set 4:
This change is ready for review.
-- 
To view, visit https://review.coreboot.org/c/coreboot/+/39774
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I18853aba8b1e6ff7d37c03e8dae2521719c7c727
Gerrit-Change-Number: 39774
Gerrit-PatchSet: 4
Gerrit-Owner: Aamir Bohra aamir.bohra@intel.com
Gerrit-Reviewer: Karthik Ramasubramanian kramasub@google.com
Gerrit-Reviewer: Martin Roth martinroth@google.com
Gerrit-Reviewer: Patrick Georgi pgeorgi@google.com
Gerrit-Reviewer: Patrick Rudolph siro@das-labor.org
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-CC: Furquan Shaikh furquan@google.com
Gerrit-CC: Justin TerAvest teravest@google.com
Gerrit-CC: Rizwan Qureshi rizwan.qureshi@intel.com
Gerrit-CC: Subrata Banik subrata.banik@intel.com
Gerrit-Comment-Date: Mon, 23 Mar 2020 16:06:57 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment