Change in coreboot[master]: sb/intel/common: Refactor _PRT generation to support GSI-based tables

[Tim Wawrzynczak (Code Review)]

Attention is currently required from: Nico Huber, Tim Wawrzynczak, Angel Pons, Patrick Rudolph.
Hello build bot (Jenkins), Nico Huber, Furquan Shaikh, Angel Pons, Nick Vaccaro, Arthur Heymans, Patrick Rudolph,

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/c/coreboot/+/50857

to look at the new patch set (#20).

Change subject: sb/intel/common: Refactor _PRT generation to support GSI-based tables
......................................................................

sb/intel/common: Refactor _PRT generation to support GSI-based tables

Newer Intel SoCs also support _PRT tables, but they route PCI devices to
more than just PIRQs, and statically specify IRQs instead of using link
devices. Extend/refactor intel_acpi_gen_def_acpi_pirq to support this
additional use case.

Signed-off-by: Tim Wawrzynczak 
Change-Id: Ica420a3d12fd1d64c8fe6e4b326fd779b3f10868
---
M src/southbridge/intel/bd82x6x/lpc.c
M src/southbridge/intel/common/acpi_pirq_gen.c
M src/southbridge/intel/common/acpi_pirq_gen.h
M src/southbridge/intel/common/rcba_pirq.c
M src/southbridge/intel/common/rcba_pirq.h
M src/southbridge/intel/i82801gx/lpc.c
M src/southbridge/intel/i82801ix/lpc.c
M src/southbridge/intel/i82801jx/lpc.c
M src/southbridge/intel/ibexpeak/lpc.c
M src/southbridge/intel/lynxpoint/lpc.c
10 files changed, 174 insertions(+), 78 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/57/50857/20