Change in coreboot[master]: mb/google/brya/variants/primus: disable LTR for PCIe-eMMC bridge - coreboot-gerrit

2 Nov 2021


      Casper Chang has abandoned this change. ( https://review.coreboot.org/c/coreboot/+/58831 )
Change subject: mb/google/brya/variants/primus: disable LTR for PCIe-eMMC bridge
......................................................................
Abandoned
-- 
To view, visit https://review.coreboot.org/c/coreboot/+/58831
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I7236fc7f3318d07f0d9e9d9da7cd463ef3dde1a0
Gerrit-Change-Number: 58831
Gerrit-PatchSet: 3
Gerrit-Owner: Casper Chang casper_chang@wistron.corp-partner.google.com
Gerrit-Reviewer: Tim Wawrzynczak twawrzynczak@chromium.org
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-CC: Ariel Fang ariel_fang@wistron.corp-partner.google.com
Gerrit-CC: Malik Hsu malik_hsu@wistron.corp-partner.google.com
Gerrit-CC: Paul Menzel paulepanter@mailbox.org
Gerrit-CC: Scott Chao scott_chao@wistron.corp-partner.google.com
Gerrit-CC: Terry Chen terry_chen@wistron.corp-partner.google.com
Gerrit-MessageType: abandon