Change in coreboot[master]: soc/intel/tigerlake: Add FSP UPDs for minimum assertion widths

Show replies by date

1592
days inactive
1592
days old

coreboot-gerrit@coreboot.org

0 comments
1 participants

Add to favorites Remove from favorites

tags (0)
participants (1)
  • Wonkyu Kim (Code Review)