Change in coreboot[master]: soc/amd/common/apob: Add support for asynchronously reading APOB_NV

[Julius Werner (Code Review)]

Attention is currently required from: Jason Glenesk, Raul Rangel, Marshall Dawson, Felix Held.
Julius Werner has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/56232 )

Change subject: soc/amd/common/apob: Add support for asynchronously reading APOB_NV
......................................................................

Patch Set 8:

(1 comment)

File src/soc/amd/common/block/apob/apob_cache.c:

https://review.coreboot.org/c/coreboot/+/56232/comment/e2762f81_49d20e4f 
PS6, Line 71: 	if  (fmap_locate_area(DEFAULT_MRC_CACHE, r) < 0) {
> The RW boot device doesn't have the SPI DMA functionality. […]

Oh, okay. You can use incoherent_rdev_init() to build a wrapper device that merges different read and write paths. Or just add a boot_device_rw() definition with the normal (non-DMA) write function to your spi_dma_rdev. Or just call the FMAP code twice.