Change in ...coreboot[master]: mb/google/{hatch,sarien}: Configure GPIOs using cnl_configure_pads

[Patrick Georgi (Code Review)]

Patrick Georgi has submitted this change and it was merged. ( https://review.coreboot.org/c/coreboot/+/31251 )

Change subject: mb/google/{hatch,sarien}: Configure GPIOs using cnl_configure_pads
......................................................................

mb/google/{hatch,sarien}: Configure GPIOs using cnl_configure_pads

This change uses cnl_configure_pads to configure GPIOs in ramstage so
that cannonlake SoC code can re-configure the GPIOs after FSP-S is
run. This is just adding a workaround until FSP-S is fixed.

BUG=b:123721147
BRANCH=None
TEST=Verified that there are no TPM IRQ timeouts in boot log on hatch.

Change-Id: I9973c6c49154f1225f0ac34a3240a0d19f911f18
Signed-off-by: Furquan Shaikh 
Reviewed-on: https://review.coreboot.org/c/31251
Tested-by: build bot (Jenkins) 
Reviewed-by: Duncan Laurie 
Reviewed-by: Aaron Durbin 
---
M src/mainboard/google/hatch/ramstage.c
M src/mainboard/google/sarien/ramstage.c
2 files changed, 4 insertions(+), 13 deletions(-)

Approvals:
  build bot (Jenkins): Verified
  Duncan Laurie: Looks good to me, approved
  Aaron Durbin: Looks good to me, approved

diff --git a/src/mainboard/google/hatch/ramstage.c b/src/mainboard/google/hatch/ramstage.c
index b8e80e7..5824e66 100644
--- a/src/mainboard/google/hatch/ramstage.c
+++ b/src/mainboard/google/hatch/ramstage.c
@@ -16,6 +16,7 @@
 #include <arch/acpi.h>
 #include <baseboard/variants.h>
 #include <ec/ec.h>
+#include <soc/gpio.h>
 #include <soc/ramstage.h>
 #include <variant/gpio.h>
 #include <vendorcode/google/chromeos/chromeos.h>
@@ -26,7 +27,7 @@
    size_t num_gpios;

gpio_table = variant_gpio_table(&num_gpios);
-	gpio_configure_pads(gpio_table, num_gpios);
+	cnl_configure_pads(gpio_table, num_gpios);
 }

static void mainboard_enable(struct device *dev)
diff --git a/src/mainboard/google/sarien/ramstage.c b/src/mainboard/google/sarien/ramstage.c
index c2dc27d..96321f8 100644
--- a/src/mainboard/google/sarien/ramstage.c
+++ b/src/mainboard/google/sarien/ramstage.c
@@ -14,6 +14,7 @@
  */

#include <arch/acpi.h>
+#include <soc/gpio.h>
 #include <soc/ramstage.h>
 #include <variant/gpio.h>
 #include <vendorcode/google/chromeos/chromeos.h>
@@ -24,22 +25,11 @@
    size_t num_gpios;

gpio_table = variant_gpio_table(&num_gpios);
-	gpio_configure_pads(gpio_table, num_gpios);
-}
-
-/* Workaround FSP issue by reprogramming GPIOs after FSP-S */
-static void mainboard_init(struct device *dev)
-{
-	const struct pad_config *gpio_table;
-	size_t num_gpios;
-
-	gpio_table = variant_gpio_table(&num_gpios);
-	gpio_configure_pads(gpio_table, num_gpios);
+	cnl_configure_pads(gpio_table, num_gpios);
 }

static void mainboard_enable(struct device *dev)
 {
-	dev->ops->init = mainboard_init;
    dev->ops->acpi_inject_dsdt_generator = chromeos_dsdt_generator;
 }