[L] Change in coreboot[main]: soc/intel/xeon_sp: Add soc_acpigen_write_OSC_pci_domain

[Shuo Liu (Code Review)]

Attention is currently required from: Arthur Heymans, Christian Walter, Cliff Huang, Johnny Lin, Jonathan Zhang, Lance Zhao, Lean Sheng Tan, Patrick Rudolph, Tim Chu, Tim Wawrzynczak.

Shuo Liu has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/81375?usp=email )

Change subject: soc/intel/xeon_sp: Add soc_acpigen_write_OSC_pci_domain
......................................................................

Patch Set 7:

(4 comments)

File src/acpi/acpigen_pci.c:

https://review.coreboot.org/c/coreboot/+/81375/comment/1fe90b07_e26b0e60 :
PS6, Line 217: soc_acpigen_OSC_handle_pcie_request
> drop this line

Done

File src/acpi/acpigen_pci.c:

https://review.coreboot.org/c/coreboot/+/81375/comment/6fce6c25_8ce63d61 :
PS7, Line 175: acpigen_write_if_lequal_op_int
> In between the Arg1 "revision check" and Arg2 "number of arguments" check is missing compared to the […]

Good catch! updated

https://review.coreboot.org/c/coreboot/+/81375/comment/a8b43155_fdd051d8 :
PS7, Line 177: LOCAL1_OP
> Since RETE is always 0 here, Local1 is always 0. […]

Done

File src/include/acpi/acpigen_pci.h:

https://review.coreboot.org/c/coreboot/+/81375/comment/77860d09_49fbe8e0 :
PS7, Line 27: soc_acpigen_write_OSC_pci_domain
> function prototype should start with `acpigen_` since this code reside in `src/acpi/`

Done