[S] Change in coreboot[master]: Revert "UPSTREAM: mb/google/rex: Enable SaGv"

[Subrata Banik (Code Review)]

Subrata Banik has submitted this change. ( https://review.coreboot.org/c/coreboot/+/72774 )

Change subject: Revert "UPSTREAM: mb/google/rex: Enable SaGv"
......................................................................

Revert "UPSTREAM: mb/google/rex: Enable SaGv"

Enabling `SaGv` along with FSP v2473 is causing blank display issue.
Mostly likely we shouldn't enable SaGv yet on Intel MeteorLake.

BUG=b:267446159
TEST=Able to see ChromeOS UI in consecutive boot.

This reverts commit cbca81c5946384843197c08401c4266f45fef4a2.

Signed-off-by: Subrata Banik 
Change-Id: Ifbcc36515f7550c183c40e5af94684f5c3e39a7a
Reviewed-on: https://review.coreboot.org/c/coreboot/+/72774
Reviewed-by: Tarun Tuli 
Reviewed-by: Jamie Ryu 
Reviewed-by: Eric Lai 
Tested-by: build bot (Jenkins) 
---
M src/mainboard/google/rex/variants/baseboard/rex/devicetree.cb
1 file changed, 23 insertions(+), 2 deletions(-)

Approvals:
  build bot (Jenkins): Verified
  Jamie Ryu: Looks good to me, but someone else must approve
  Eric Lai: Looks good to me, approved
  Tarun Tuli: Looks good to me, approved

diff --git a/src/mainboard/google/rex/variants/baseboard/rex/devicetree.cb b/src/mainboard/google/rex/variants/baseboard/rex/devicetree.cb
index f14699f..a3225ca 100644
--- a/src/mainboard/google/rex/variants/baseboard/rex/devicetree.cb
+++ b/src/mainboard/google/rex/variants/baseboard/rex/devicetree.cb
@@ -20,8 +20,6 @@
    # Enable CNVi BT
    register "cnvi_bt_core" = "true"

-	register "sagv" = "SAGV_ENABLED"
-
    register "serial_io_uart_mode" = "{
    	[PchSerialIoIndexUART0] = PchSerialIoPci,
    	[PchSerialIoIndexUART1] = PchSerialIoDisabled,