Change in coreboot[master]: soc/intel/tigerlake: Add ACPI addition for USB4/TBT latency optimization

[John Zhao (Code Review)]

Attention is currently required from: John Zhao, Paul Menzel.
Hello build bot (Jenkins), Tim Wawrzynczak,

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/c/coreboot/+/57625

to look at the new patch set (#3).

Change subject: soc/intel/tigerlake: Add ACPI addition for USB4/TBT latency optimization
......................................................................

soc/intel/tigerlake: Add ACPI addition for USB4/TBT latency optimization

The PCI-SIG engineering change requirement provides the ACPI additions
for firmware latency optimization. This change adds additional ACPI DSM
function with both of FW_RESET_TIME and FW_D3HOT_TO_D0_TIME to the
USB4/TBT topology. The OS is informed to reduce latency for upstream
ports while connecting USB4/TBT devices.

BUG=b:199757442
TEST=It was validated that the first connected device waits only 50ms
instead of 100ms and all functions work on Voxel board.

Signed-off-by: John Zhao 
Change-Id: I5a19118b75ed0a78b7436f2f90295c03928300d7
---
M src/soc/intel/tigerlake/acpi/tcss_pcierp.asl
1 file changed, 59 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/25/57625/3