Change in coreboot[master]: sb/amd/pi/hudson/acpi/lpc.asl: Convert to ASL 2.0

[Patrick Georgi (Code Review)]

Patrick Georgi has submitted this change. ( https://review.coreboot.org/c/coreboot/+/50326 )

Change subject: sb/amd/pi/hudson/acpi/lpc.asl: Convert to ASL 2.0
......................................................................

sb/amd/pi/hudson/acpi/lpc.asl: Convert to ASL 2.0

Change-Id: Id50b9a0f0e3f90f5288b420280d762b8a86a6527
Signed-off-by: Elyes HAOUAS 
Reviewed-on: https://review.coreboot.org/c/coreboot/+/50326
Tested-by: build bot (Jenkins) 
Reviewed-by: Angel Pons 
---
M src/southbridge/amd/pi/hudson/acpi/lpc.asl
1 file changed, 2 insertions(+), 2 deletions(-)

Approvals:
  build bot (Jenkins): Verified
  Angel Pons: Looks good to me, approved

diff --git a/src/southbridge/amd/pi/hudson/acpi/lpc.asl b/src/southbridge/amd/pi/hudson/acpi/lpc.asl
index c7c7cb0..41c3a7a 100644
--- a/src/southbridge/amd/pi/hudson/acpi/lpc.asl
+++ b/src/southbridge/amd/pi/hudson/acpi/lpc.asl
@@ -28,8 +28,8 @@
    	{
    		CreateDwordField(^CRS,^BAR0._BAS,SPIB)	// Field to hold SPI base address
    		CreateDwordField(^CRS,^BAR0._LEN,SPIL)	// Field to hold SPI address length
-			Store(BAR,SPIB)		// SPI base address mapped
-			Store(0x1000,SPIL)	// 4k space mapped
+			SPIB = BAR				// SPI base address mapped
+			SPIL = 0x1000				// 4k space mapped
    		Return(CRS)
    	}
    }