Change in coreboot[master]: soc/mediatek: Enable PCIe support for mt8195 - coreboot-gerrit

31 Dec 2021


      Attention is currently required from: Hung-Te Lin, Paul Menzel.
Jianjun Wang has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/56793 )
Change subject: soc/mediatek: Enable PCIe support for mt8195
......................................................................
Patch Set 8:
(2 comments)
Commit Message:
https://review.coreboot.org/c/coreboot/+/56793/comment/5452e960_73efe5d3 
PS6, Line 10:
...
Tested how?
Done
File src/soc/mediatek/mt8195/Makefile.inc:
https://review.coreboot.org/c/coreboot/+/56793/comment/500c9350_02881ee0 
PS6, Line 72: ramstage-y += ../common/pcie.c pcie.c
...
As discussed on the mailing list [1], this should be user configurable. […]
Done
-- 
To view, visit https://review.coreboot.org/c/coreboot/+/56793
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I314572955f1021abe9f2f0f4635670135ed08fff
Gerrit-Change-Number: 56793
Gerrit-PatchSet: 8
Gerrit-Owner: Jianjun Wang jianjun.wang@mediatek.corp-partner.google.com
Gerrit-Reviewer: Hung-Te Lin hungte@chromium.org
Gerrit-Reviewer: Yu-Ping Wu yupingso@google.com
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-CC: Paul Menzel paulepanter@mailbox.org
Gerrit-Attention: Hung-Te Lin hungte@chromium.org
Gerrit-Attention: Paul Menzel paulepanter@mailbox.org
Gerrit-Comment-Date: Fri, 31 Dec 2021 08:20:09 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Paul Menzel paulepanter@mailbox.org
Gerrit-MessageType: comment