[XS] Change in coreboot[main]: soc/intel/xeon_sp: Compress FSP-S

[Patrick Rudolph (Code Review)]

Patrick Rudolph has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/81634?usp=email )

Change subject: soc/intel/xeon_sp: Compress FSP-S
......................................................................

soc/intel/xeon_sp: Compress FSP-S

Compress FSP-S to save some space in CBFS.
Reduces the size of debug FSP-S by about 25%.

Test: Still boots on ibm/sbp1.

Change-Id: I6248e7cabbce45f6c2fedfab34f328309f87e868
Signed-off-by: Patrick Rudolph 
---
M src/soc/intel/xeon_sp/Kconfig
1 file changed, 1 insertion(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/34/81634/1

diff --git a/src/soc/intel/xeon_sp/Kconfig b/src/soc/intel/xeon_sp/Kconfig
index 78227ed..c26547b 100644
--- a/src/soc/intel/xeon_sp/Kconfig
+++ b/src/soc/intel/xeon_sp/Kconfig
@@ -15,6 +15,7 @@
    select CPU_INTEL_FIRMWARE_INTERFACE_TABLE
    select FSP_CAR
    select FSP_M_XIP
+	select FSP_COMPRESS_FSP_S_LZ4
    select FSP_PLATFORM_MEMORY_SETTINGS_VERSIONS
    select FSP_T_XIP
    select HAVE_SMI_HANDLER