[S] Change in coreboot[master]: soc/intel/baytrail/romstage: Fix uninitialized variable "speed" - coreboot-gerrit

10 Jan 2023


      Attention is currently required from: Yu-Ping Wu.
Eric Lai has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/71729 )
Change subject: soc/intel/baytrail/romstage: Fix uninitialized variable "speed"
......................................................................
Patch Set 1: Code-Review+2
-- 
To view, visit https://review.coreboot.org/c/coreboot/+/71729
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ic62a15eb152a5c6fa3d41bb8d5f104f62f89808c
Gerrit-Change-Number: 71729
Gerrit-PatchSet: 1
Gerrit-Owner: Yu-Ping Wu yupingso@google.com
Gerrit-Reviewer: Eric Lai eric_lai@quanta.corp-partner.google.com
Gerrit-Reviewer: Yidi Lin yidilin@google.com
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-CC: Paul Menzel paulepanter@mailbox.org
Gerrit-Attention: Yu-Ping Wu yupingso@google.com
Gerrit-Comment-Date: Tue, 10 Jan 2023 00:43:23 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment