[L] Change in coreboot[main]: haswell NRI: Add DDR3 JEDEC reset and init - coreboot-gerrit

11 Apr 2024


      Attention is currently required from: Arthur Heymans, Nico Huber.
Angel Pons has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/64189?usp=email )
Change subject: haswell NRI: Add DDR3 JEDEC reset and init
......................................................................
Patch Set 5:
(1 comment)
This change is ready for review.
File src/northbridge/intel/haswell/native_raminit/jedec_reset.c:
https://review.coreboot.org/c/coreboot/+/64189/comment/ee0c7e26_af60696c :
PS1, Line 85: 0
...
Use the enum!
Done
-- 
To view, visit https://review.coreboot.org/c/coreboot/+/64189?usp=email
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I2a0c066537021b587599228086727cb1e041bff5
Gerrit-Change-Number: 64189
Gerrit-PatchSet: 5
Gerrit-Owner: Angel Pons th3fanbus@gmail.com
Gerrit-Reviewer: Arthur Heymans arthur@aheymans.xyz
Gerrit-Reviewer: Nico Huber nico.h@gmx.de
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-CC: Martin L Roth gaumless@gmail.com
Gerrit-CC: Stefan Reinauer stefan.reinauer@coreboot.org
Gerrit-Attention: Nico Huber nico.h@gmx.de
Gerrit-Attention: Arthur Heymans arthur@aheymans.xyz
Gerrit-Comment-Date: Thu, 11 Apr 2024 16:47:58 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Angel Pons th3fanbus@gmail.com
Gerrit-MessageType: comment