Change in coreboot[master]: mb/google/brya: Enable CNVi DDR RFIM for base board brya

[Ronak Kanabar (Code Review)]

Ronak Kanabar has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/60740 )

Change subject: mb/google/brya: Enable CNVi DDR RFIM for base board brya
......................................................................

mb/google/brya: Enable CNVi DDR RFIM for base board brya

This patch set CnviDdrRfim UPD and Enable CNVI DDR RFIM
for all brya varients.

Change-Id: I6ad826d0039e400f219c2d407c51762c1751a909
Signed-off-by: Ronak Kanabar 
---
M src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb
1 file changed, 3 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/40/60740/1

diff --git a/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb b/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb
index b330e98..cfc9b05 100644
--- a/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb
+++ b/src/mainboard/google/brya/variants/baseboard/brya/devicetree.cb
@@ -25,6 +25,9 @@
    # Enable CNVi BT
    register "CnviBtCore" = "true"

+	# Enable CNVi DDR RFIM
+	register "CnviDdrRfim" = "1"
+
    register "usb2_ports[0]" = "USB2_PORT_TYPE_C(OC0)"	# USB2_C0
    register "usb2_ports[1]" = "USB2_PORT_TYPE_C(OC1)"	# USB2_C1
    register "usb2_ports[2]" = "USB2_PORT_TYPE_C(OC2)"	# USB2_C2