[S] Change in coreboot[master]: soc/intel/xeon_sp: Improve FSP-S boottime for xeon-sp platform

[Arthur Heymans (Code Review)]

Attention is currently required from: Patrick Rudolph, Johnny Lin, Christian Walter, Shuming Chu (Shuming).

Arthur Heymans has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/71085 )

Change subject: soc/intel/xeon_sp: Improve FSP-S boottime for xeon-sp platform
......................................................................

Patch Set 2:

(1 comment)

File src/soc/intel/xeon_sp/memmap.c:

https://review.coreboot.org/c/coreboot/+/71085/comment/92b07b80_367e4c74 
PS2, Line 34: 	 * So set up MTRR to cover the full memory < 4G with WB.
> from what I understand it only covers 0-TSEG, not the full memory < 4G.
>
> Is this comment still accurate?

I think I meant full #DRAM# memory here.