Change in coreboot[master]: soc/intel/jasperlake: Enable VT-d and generate DMAR Table

Show replies by date

1507
days inactive
1522
days old

coreboot-gerrit@coreboot.org

12 comments
5 participants

Add to favorites Remove from favorites

tags (0)
participants (5)
  • Karthik Ramasubramanian (Code Review)
  • Maulik V Vaghela (Code Review)
  • Meera Ravindranath (Code Review)
  • Ronak Kanabar (Code Review)
  • Subrata Banik (Code Review)