Change in coreboot[master]: mb/google/guybrush/bootblock: add comment on selecting eSPI interface

[Felix Held (Code Review)]

Felix Held has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/58876 )

Change subject: mb/google/guybrush/bootblock: add comment on selecting eSPI interface
......................................................................

mb/google/guybrush/bootblock: add comment on selecting eSPI interface

Setting the PM_ESPI_CS_USE_DATA2 bit in PM_SPI_PAD_PU_PD results in the
eSPI transactions being sent via the SPI2 pins instead of the SPI1 pins.

Signed-off-by: Felix Held 
Change-Id: Iad8e3a48496a52c14c936ab77c75dc1b403f47bb
---
M src/mainboard/google/guybrush/bootblock.c
1 file changed, 1 insertion(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/76/58876/1

diff --git a/src/mainboard/google/guybrush/bootblock.c b/src/mainboard/google/guybrush/bootblock.c
index 83ac43a..187b2ef 100644
--- a/src/mainboard/google/guybrush/bootblock.c
+++ b/src/mainboard/google/guybrush/bootblock.c
@@ -63,6 +63,7 @@

/* Early eSPI interface configuration */

+	/* Use SPI2 pins for eSPI */
    dword = pm_read32(PM_SPI_PAD_PU_PD);
    dword |= PM_ESPI_CS_USE_DATA2;
    pm_write32(PM_SPI_PAD_PU_PD, dword);