Change in coreboot[master]: mb/intel/sm: Skip FSP to program UART0

[Subrata Banik (Code Review)]

Subrata Banik has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/55207 )

Change subject: mb/intel/sm: Skip FSP to program UART0
......................................................................

mb/intel/sm: Skip FSP to program UART0

Set "SerialIoUartMode" for UART0 as PchSerialIoSkipInit

Change-Id: Idc7da7bf38634c04b0f4acd4c7c2ea9fa88545e5
Signed-off-by: Subrata Banik 
---
M src/mainboard/intel/shadowmountain/variants/baseboard/devicetree.cb
1 file changed, 1 insertion(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/07/55207/1

diff --git a/src/mainboard/intel/shadowmountain/variants/baseboard/devicetree.cb b/src/mainboard/intel/shadowmountain/variants/baseboard/devicetree.cb
index 4dd0ca5..de009eb 100644
--- a/src/mainboard/intel/shadowmountain/variants/baseboard/devicetree.cb
+++ b/src/mainboard/intel/shadowmountain/variants/baseboard/devicetree.cb
@@ -103,7 +103,7 @@
    }"

register "SerialIoUartMode" = "{
-		[PchSerialIoIndexUART0] = PchSerialIoPci,
+		[PchSerialIoIndexUART0] = PchSerialIoSkipInit,
    	[PchSerialIoIndexUART1] = PchSerialIoDisabled,
    	[PchSerialIoIndexUART2] = PchSerialIoDisabled,
    }"